Subject Details
Dept     : AIML
Sem      : 3
Regul    : 2019
Faculty : A.Sakira Parveen
phone  : NIL
E-mail  : sakiraparveen.a.ece@snsct.org
355
Page views
39
Files
0
Videos
0
R.Links

Icon
Lecture Notes

UNIT 1:
word
download   open file
Minimization Techniques : Number Systems.
word
download   open file
Karnaugh-Map minimization
word
download   open file
Logic Gates : AND,OR,NOT,NAND,NOR,EX-OR, EX-NOR .
word
download   open file
Minimization of Boolean expressions – Minterm – Maxterm - SOP – POS.
word
download   open file
Demorgan’s theorem-Principle of Duality, Boolean expression.
word
download   open file
Don’t Care Conditions.
word
download   open file
Tabulation Method.
word
download   open file
NAND- NOR Implementation.
UNIT 2:
word
download   open file
BCD Adder, Binary Multiplier, Multiplexer.
word
download   open file
Parity Checker and Generator.
word
download   open file
Demultiplexer, Encoder – Decoder.
word
download   open file
BCD Adder, Binary Multiplier, Multiplexer.
word
download   open file
Magnitude Comparator.
word
download   open file
Parity Checker and Generator.
word
download   open file
Parallel Binary Adder, Parallel Binary Subtractor – Fast adder
UNIT 3:
word
download   open file
Latches (SR, Clocked SR)
word
download   open file
Analysis & Design of Synchronous Sequential Circuit : Synchronous Counters.
word
download   open file
Decade counters.
word
download   open file
Design thinking approach of Edge triggered Flip flops SR, JK, T, D
word
download   open file
Modulo–n counter.
UNIT 4:
word
download   open file
Register.
word
download   open file
Shift registers.
word
download   open file
Classification of sequential circuits: Moore and Mealy.
word
download   open file
State diagram, State table.
word
download   open file
State minimization, State assignment.
word
download   open file
Introduction to Hazards: Static, Dynamic.
word
download   open file
Ring counters.
word
download   open file
Design of synchronous sequential circuits.
word
download   open file
Universal shift register.
UNIT 5:
word
download   open file
Memories: ROM, PROM.
word
download   open file
EEPROM, RAM.
word
download   open file
Programmable Logic Devices: Programmable Logic Array (PLA).
word
download   open file
Programmable Array Logic (PAL).
word
download   open file
Implementation of combinational logic using PROM .
word
download   open file
PLA, PAL.
word
download   open file
ECL and CMOS.
word
download   open file
Digital logic families: TTL.
word
download   open file
Implementation of combinational logic using PROM .
word
download   open file
Programmable Logic Devices: Programmable Logic Array (PLA).