Subject Details
Dept     : AIML
Sem      : 3
Regul    : 2019
Faculty : E.Ramya
phone  : NIL
E-mail  : ramya1791@gmail.com
588
Page views
35
Files
2
Videos
3
R.Links

Icon
Announcements

  • Lecture Notes

    Dear Students the Lecture Notes has been uploaded for the following topics:
    Register, Shift registers,
    Universal shift register,
    Ring counters,
    Classification of sequential circuits: Moore and Mealy,
    Introduction to Hazards: Static, Dynamic,
    Design of synchronous sequential circuits: State minimization, State assignment

  • Question Bank

    Dear Students the Question Bank has been uploaded for the following topics:
    2 Marks ,
    MCQ,
    GATE QP

  • Youtube Video

    Dear Students the Youtube Video has been uploaded for the following topics:
    NPTE
    Reference

  • Resource Link

    Dear Students the Resource Link has been uploaded for the following topics:
    Digital Electronics
    NPTEL
    Tutorial

  • Puzzles

    Dear Students the Puzzles has been uploaded for the following topics:
    Puzzle

  • Lecture Notes

    Dear Students the Lecture Notes has been uploaded for the following topics:
    Sum of Products (SOP) – Product of Sums (POS) ,
    Boolean expression,
    Number systems,
    Boolean postulates and laws ,
    Logic Gates,
    Tabulation method.,
    NAND–NOR implementations,
    Karnaugh map Minimization

  • Lecture Notes

    Dear Students the Lecture Notes has been uploaded for the following topics:
    Don’t Care Conditions,
    Design Procedure - Half Adder - Full Adder,
    Half Subtractor - Full Subtractor,
    Parallel Binary Adder & Subtractor, Fast Adder,
    Carry Look Ahead Adder, Serial Adder/ Subtractor,
    Multiplexer & Demultiplexer, Encoder & Decoder,
    Parity Checker and Generator,
    Code Converters (Binary to Gray, Gray to Binary),
    Magnitude Comparator (2-bit),
    Latches (SR, Clocked SR),
    Design thinking approach of Edge triggered Flip flops: SR, JK - Characteristic table and equation, Application table,
    Synchronous Counters,
    Modulo–n counter,
    Decade counters,
    Design and implementation of 3 bit synchronous and asynchronous counters

X
maheskumar
SNS COLLEGE OF ENGINEERING
Admin Dept
facbook_profile
facbook_profile