Subject Details
Dept     : CSE
Sem      : 3
Regul    : 2019
Faculty : E.CHRISTINA DALLY
phone  : NIL
E-mail  : christinadally@yahoo.co.in
831
Page views
42
Files
5
Videos
5
R.Links

Icon
Announcements

  • Lecture Notes

    Dear Students the Lecture Notes has been uploaded for the following topics:
    Register, Shift registers,
    Register, Shift registers,
    Universal shift register,
    Ring counters,
    Classification of sequential circuits: Moore and Mealy,
    Design of synchronous sequential circuits: State diagram, State table,
    Design of synchronous sequential circuits: State minimization, State assignment,
    Introduction to Hazards: Static, Dynamic

  • Question Bank

    Dear Students the Question Bank has been uploaded for the following topics:
    question paper,
    question paper,
    Two marks

  • Youtube Video

    Dear Students the Youtube Video has been uploaded for the following topics:
    Code convertors
    Magnitude Comparator
    3 bit synchronous counter
    SR Flip Flop
    JK Flip flop

  • Resource Link

    Dear Students the Resource Link has been uploaded for the following topics:
    Tabulation Method
    Karnaugh Map
    Decade Counters
    Parity Generator and Checker
    Latches

  • Lecture Notes

    Dear Students the Lecture Notes has been uploaded for the following topics:
    Number Systems,
    Number Systems,
    Boolean Postulates and laws,
    Demorgan’s theorem - Principle of Duality, Boolean expression.,
    Minimization of Boolean expression -Minterms and Maxterm, SOP – POS,
    Karnaugh Map Minimization,
    Don’t Care Conditions,
    Tabulation Method,
    Logic Gates: AND, OR, NOT, NAND, NOR, EX-OR, EX-NOR,
    Implementation of Logic functions using Gates,
    NAND - NOR Implementation,
    Design Procedure - Half Adder- Full Adder,
    Half Subtractor - Full Subtractor,
    BCD Adder, Binary Multiplier,
    Multiplexer&Demultiplexer, Encoder & Decoder,
    Parity Checker and Generator,
    Code Converters (Binary to Gray, Gray to Binary),
    Magnitude Comparator (2-bit),
    Latches (SR, Clocked SR),
    Design thinking approach of Edge triggered Flip flops: SR, JK - Characteristic table and equation, Application table,
    Edge triggered Flip flops: T, D, Master Slave - Characteristic table and equation, Application table,
    Synchronous Counters,
    Design of synchronous counters,
    Up/down counter,
    Modulo–n counter,
    Decade counters

X
maheskumar
SNS COLLEGE OF ENGINEERING
Admin Dept
facbook_profile
facbook_profile