Subject Details
Dept     : ECE
Sem      : 5
Regul    : 2019
Faculty : Dr. B.Sivasankari
phone  : NIL
E-mail  : sivasa.b.ece@snsct.org
655
Page views
40
Files
5
Videos
2
R.Links

Icon
Announcements

  • Lecture Notes

    Dear Students the Lecture Notes has been uploaded for the following topics:
    n-well process,
    twin tub process,
    Non-ideal IV effects,
    CV characteristics

  • Lecture Notes

    Dear Students the Lecture Notes has been uploaded for the following topics:
    Examples of Combinational Logic Design,,
    Pass transistor Logic,,
    Pseudo NMOS logic

  • Lecture Notes

    Dear Students the Lecture Notes has been uploaded for the following topics:
    CMOS inverter –DC characteristics,
    Stick diagram, Layout diagrams

  • Resource Link

    Dear Students the Resource Link has been uploaded for the following topics:
    Introduction to VLSI dessign

  • Youtube Video

    Dear Students the Youtube Video has been uploaded for the following topics:
    Introduction to VLSI dessign

  • Lecture Notes

    Dear Students the Lecture Notes has been uploaded for the following topics:
    CMOS fabrication- p-well process

  • Lecture Notes

    Dear Students the Lecture Notes has been uploaded for the following topics:
    static and dynamic CMOS design,
    Power dissipation,
    Low power design principles,
    Static and Dynamic Latches and Registers,
    Timing issues

  • Lecture Notes

    Dear Students the Lecture Notes has been uploaded for the following topics:
    Design strategies for test ,
    Design for testability,
    BIST,
    CHIP LEVEL TECHNIQUES,
    SYSTEM LEVEL TECHNIQUES,
    verilog HDL - Intro _ basics,
    gate primitives, gate delays,
    verilog HDL -Operators and timing controls,
    verilog HDL-Procedural assignments ,Conditional statements,
    verilog HDL- Design hierarchies, Behavioral and RTL modeling,
    verilog HDL- Test benches,6 examples

  • Youtube Video

    Dear Students the Youtube Video has been uploaded for the following topics:
    power dissipation
    Latches and Registers
    Design for testability

  • Youtube Video

    Dear Students the Youtube Video has been uploaded for the following topics:
    MOS transistor principle
    MOS Transistor Principle

  • Puzzles

    Dear Students the Puzzles has been uploaded for the following topics:
    MOS Transistor

  • Resource Link

    Dear Students the Resource Link has been uploaded for the following topics:
    MOS Transistor Principle

  • Question Bank

    Dear Students the Question Bank has been uploaded for the following topics:
    IA1 SET A QP,
    IA1 SET B QP,
    MOS Transistor Principle,
    Combinational Logic Circuits,
    Sequential Logic Circuits,
    VLSI Testing

  • Lecture Notes

    Dear Students the Lecture Notes has been uploaded for the following topics:
    pipelines,
    clock strategies,
    Low power memory circuits,
    Synchronous design and Asynchronous,
    VLSI testing -need for testing,,
    manufacturing test principles

X
maheskumar
SNS COLLEGE OF ENGINEERING
Admin Dept
facbook_profile
facbook_profile