

SNS COLLEGE OF TECHNOLOGY

Coimbatore-35 An Autonomous Institution

Accredited by NBA – AICTE and Accredited by NAAC – UGC with 'A+' Grade Approved by AICTE, New Delhi & Affiliated to Anna University, Chennai

DEPARTMENT OF ELECTRONICS AND COMMUNICATION

ENGINEERING

19ECT302 – EMBEDDED SYSTEM DESIGN

III YEAR VI SEM

PCI







- By utilizing the ability to keep track of time, we can create time delays. \succ
- There are just 2 factors that control the length of a time delay \succ
 - 1. The number the timer counts to
 - 2. The rate at which it counts

TIMER

- Timer is nothing but a simple binary counter that can be configured to count clock \triangleright pulses(Internal/External).
- Once it reaches the Max value, it will roll back to zero setting up an Overflow flag and generates the \triangleright interrupt if enabled.





Timer Block Diagram







ExploreEmbedded



- \succ The PIC18F4525 microcontroller has 4 timers: timer0, timer1, timer2, and timer3
- A single timer cycle in the PIC18F family is given by (Fosc/4) \succ
- since a single timer cycle uses 4 instruction cycles.
- Thus the time delay used for a single timer cycle is (4/Fosc). \triangleright





- The PIC microcontroller uses a crystal oscillator or a RC circuit to generate the clock signal needed to control its operation
- > The instruction execution time is measured by using the instruction cycle clock
- > One instruction cycle is equal to four times the crystal oscillator clock period
- > Select an appropriate instruction that will take a multiple of 10 or 20 multiple cycles to execute
- A desirable time delay is created by repeating the chosen instruction sequence for certain number of lines
- \succ The nop
- 1. An instruction that does nothing
- 2. But its not completely useless
- 3. Its perfect for creating time delays
- 4. Executing nop takes 1 instruction cycle





PIC Instruction Pipeline

- Instruction pipelining is a technique used in the design of modern microprocessors, microcontrollers and CPUs to increase their instruction throughput (the number of instructions that can be executed in a unit of time)
- The CPU consists internally of logic and memory (flip flops) \triangleright







PIC Instruction Pipeline

- The control unit in all Central Processing Units (CPUs) follows the same basic instruction processing \succ sequence:
 - fetch the instruction
 - decode the instruction
 - execute the instruction
- Modern, high-performance CPUs (like MIPS[®]) use a technique called **Pipelining** \succ





PIC Instruction Pipeline

phases of instruction processing are executed in independent overlapping stages \succ





N-stage pipelines therefore have n-instructions at different stages of execution moving through the pipeline, similar to an automotive assembly line.





General Instruction Pipeline

PIC32MZ Pipelined Instruction Execution (E) (M) (A) (W) (1)Instruction #1 Align Writeback Fetch Memory Execute (E) (M) (A) (1) Instruction #2 Fetch Align Execute Memory (1) (E) (M) Instruction #3 Fetch Memory Execute (I) (E) Instruction #4 Fetch Execute (1)Instruction #5 Fetch







PIC Clock & Instruction Cycle

- Clock from the oscillator enters a microcontroller via OSC1 pin where internal circuit of a microcontroller divides the clock into four even clocks Q1, Q2, Q3 and Q4 which do not overlap.
- These four clocks make up one instruction cycle (also called machine cycle) during which one instruction is executed.







PIC Clock & Instruction Cycle

- Execution of instruction starts by calling an instruction that is next in string.
- Instruction is called from program memory on every Q1 and is written in Instruction Register (IR) on Q4.
- Decoding and execution of instruction are done between the next Q1 and Q4 cycles. The following diagram shows the relationship between instruction cycle and clock of the oscillator (OSC1) as well as that of internal clocks Q1 – Q4.
- Program Counter (PC) holds information about the address of the next instruction.







Pipelining in PIC16F877A

- There are 35 single word instructions. A two-stage pipeline overlaps fetch and execution of instructions. As a result, all instructions execute in a single cycle except for program branches. These take two cycles since the fetch instruction is "flushed" from the pipeline while the new instruction is being fetched and then executed.
- A typical picture of the pipeline is shown in Figure 3.

Figure3: Instruction Pipeline Flow





TCY4 TCY5 Flush Fetch SUB 1 Execute SUB Fetch SUB 1+



References

https://www.embedded.com/the-evolution-of-embedded-devices-addressing-complex-design-challenges/

http://iamtechnical.com/org-origin-end-list-include-config-radix-directives

https://www.electronicspecifier.com/products/design-automation/embedded-systems-the-evolution-of-embeddedsystem-design

Mazidi M. A., McKinlay R. D., Causey D. "PIC Microcontroller And Embedded Systems" Pearson Education International, 2008(Unit I,II,III, IV & V)



