



# SNS COLLEGE OF TECHNOLOGY

Coimbatore-35  
An Autonomous Institution



Accredited by NBA – AICTE and Accredited by NAAC – UGC with 'A++' Grade  
Approved by AICTE, New Delhi & Affiliated to Anna University, Chennai

## DEPARTMENT OF ELECTRONICS & COMMUNICATION ENGINEERING

### 19ECT312 – EMBEDDED SYSTEM DESIGN

I2C /19ECT312/Embedded  
systems Design /  
Mrs.E.Ramya/AP/ECE/SNSCT

III YEAR/ VI SEMESTER  
1

#### UNIT 2 : DEVICES AND EMERGING BUS STANDARDS

#### TOPIC : Communication from serial devices-I2C



# COMMUNICATION FROM SERIAL DEVICES



## Outline

- Introduction to Serial Buses
- UART
- SPI
- I2C



# I2C



## What is I<sup>2</sup>C (or I2C)?

- Inter-Integrated Circuit
- Pronounced “eye-squared-see”
- Two-wire serial bus protocol
- Invented by Philips in the early 1980’s
  - That division now spun-off into NXP



# I2C



## Where is it Used?

- Originally used by Philips inside television sets
- Now very common in peripheral devices intended for embedded systems use
  - Philips, National Semiconductor, Xicor, and Siemens , ...
- Also used in the PC world
  - Real time clock
  - Temperature sensors



# I2C



## Basic Description

- Two-wire serial protocol with addressing capability
- Speeds up to 3.4 Mbit/s
- Multi-master/Multi-slave



# I2C



## Electrical Wiring

- Two lines
  - SDA (data)
  - SCL (clock)
- Open-collector
  - Very simple interfacing between different voltage levels



## I2C



# Clock

- Not a traditional clock
- Normally high (kept high by the pull-up)
- Pulsed by the master during data transmission (whether the master is transmitter or receiver)
- Slave device can hold clock low if it needs more time




# I2C



## A Basic I2C Transaction

- Master always initiates transactions
- Start Condition
- Address
- Data
- Acknowledgements
- Stop Condition



Source: ATmega8 Handbook





# I2C



## A Basic I2C Transaction

- Transmitter/Receiver differs from Master/Slave
- Master initiates transactions, slave responds
- Transmitter sets data on the SDA line, Receiver acknowledges
  - For a read, slave is transmitter
  - For a write, master is transmitter




# I2C



## Start Condition

- Master pulls SDA low while SCL is high
  - Normal SDA changes only happen while SCL is low





# I2C



## Address Transmission

- Data is always sampled on rising edge of clock
- Address is 7 bits
- An 8th bit indicates read or write
  - High for read, low for write
- Addresses assigned by Philips/NXP (for a fee)




# I2C



## Data transmission

- Transmitted just like address (8 bits)
- For a write, master transmits, slave acknowledges
- For a read, slave transmits, master acknowledges
- Transmission continues with subsequent bytes until master creates stop condition






## I2C



# Stop Condition

- Master pulls SDA high while SCL is high
- Also used to abort transactions






# I2C



## Another look at I2C





Source: ATmega8 Handbook



# I2C



## Exercise: How fast can I2C run?



- How fast can you run it?
- Assumptions
  - 0's are driven
  - 1's are "pulled up"
- Some working figures
  - $R_p = 10 \text{ k}\Omega$
  - $C_{\text{cap}} = 100 \text{ pF}$
  - $V_{\text{DD}} = 5 \text{ V}$
  - $V_{\text{in\_high}} = 3.5 \text{ V}$
- Recall for RC circuit
  - $V_{\text{cap}}(t) = V_{\text{DD}}(1 - e^{-t/\tau})$
  - Where  $\tau = RC$



# I2C



## Exercise: Bus bit rate vs Useful data rate

- An I2C “transactions” involves the following bits
  - $\langle S \rangle \langle A6:A0 \rangle \langle R/W \rangle \langle A \rangle \langle D7:D0 \rangle \langle A \rangle \langle F \rangle$
- Which of these actually carries useful data?
  - $\langle S \rangle \langle A6:A0 \rangle \langle R/W \rangle \langle A \rangle \langle D7:D0 \rangle \langle A \rangle \langle F \rangle$
- So, if a bus runs at 400 kHz
  - What is the clock period?
  - What is the data throughput (i.e. data-bits/second)?
  - What is the bus “efficiency”?





# SUMMARY & THANK YOU