## Reg.No:

|  |  |  |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |

SNS College of Technology, Coimbatore-35. (Autonomous)

B.E/B.Tech- Internal Assessment -II<br>Academic Year 2023-2024(ODD)<br>Third Semester<br>Computer Science and Engineering

# 19ITT202 \& Computer Organization and Architecture [Common to CSE \& IT] 

PART - A (5x 2 = 10 Marks)

1. The performance improvement in arithmetic operations like addition, multiplication and division will increase the overall computational speed of the machine.
2. Why floating-point number is more difficult to represent and process than integer? This is a side effect of how the CPU represents floating point data. For this reason, you may experience some loss of precision, and some floating-point operations may produce unexpected result

List the algorithm for non-restoring division

- Compare the divisor with the accumulated remainder.

3.     - If the remainder is greater than or equal to the divisor, subtract the divisor from the remainder and set a "borrow" flag to 0 .

- If the remainder is less than the divisor, set the borrow flag to 1 .

4. What are the steps required for a pipelined processor to process the instruction?

Fetching the instruction from memory.
Decoding the obtained instruction.
Calculating the effective address.
Fetching the operands from the given memory.
5. How addressing modes affect the instruction pipelining?

Performance degradation in an instruction pipeline could be caused by address
dependency, in which the operand address cannot be determined without the information required by the addressing mode
PART - B (13+13+14=40 Marks)
6. (a) Examine the two Signed numbers of 23 and -9 by using the Booth's 1 CO2 App multiplication algorithm 3

Here, $\mathrm{M}=23=(010111)$ and $\mathrm{Q}=-9=(110111)$

| $\begin{aligned} & \mathbf{Q}_{\mathbf{n}} \\ & \mathbf{Q}_{\mathbf{n + 1}} \end{aligned}$ |  | $\begin{aligned} & M^{\prime}=010111 \\ & M^{\prime}+1=101001 \end{aligned}$ | AC | $\begin{array}{r} Q \quad \mathbf{Q}_{\mathrm{n}+1} \\ \mathbf{S C} \end{array}$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Initially | 000000 | 110111 | $0$ |
| 1 | 0 | Subtract M | 101001 |  |  |
|  |  |  | 101001 |  |  |
|  |  | Perform Arithmetic right shift operation | 110100 | 111011 | 15 |
| 1 | 1 | Perform Arithmetic right shift operation | 111010 | 011101 | $1$ $4$ |
| 1 | 1 | Perform Arithmetic right shift operation | 111101 | 001110 | ${ }^{1}$ |
| 0 | 1 | Addition ( $\mathrm{A}+\mathrm{M}$ ) | 010111 |  |  |
|  |  |  | 010100 |  |  |
|  |  | Perform Arithmetic right shift operation | 001010 | 000111 | $0$ $2$ |
| 1 | 0 | Subtract M | 101001 |  |  |
|  |  |  | 110011 |  |  |
|  |  | Perform Arithmetic right shift operation | 111001 | 100011 | $1_{1}$ |
| 1 | 1 | Perform Arithmetic right shift operation | 111100 | 110001 | $\mathbf{1}_{0}$ |

$\mathbf{Q}_{\mathbf{n}+\mathbf{1}}=1$, it means the output is negative.
Hence, $23 *-9=2$ 's complement of $111100110001=>(\mathbf{0 0 0 0 1 1 0 0 1 1 1})$
(b) Perform Division Restoring Algorithm for the following inputs:

Dividend $=11$
Divisor $=3$

## Solution:

Dividend $=11$
Divisor $=3$
First the registers are initialized with corresponding values $(\mathrm{Q}=$ Dividend, $\mathrm{M}=$ Divisor, $\mathrm{A}=0, \mathrm{n}=$ number of bits in dividend)

| $\mathbf{n}$ | $\mathbf{M}$ | $\mathbf{A}$ | $\mathbf{Q}$ | Operation |
| :---: | :---: | :---: | :---: | :---: |
| 4 | 00011 | 00000 | 1011 | initialize |
| 4 | 00011 | 00001 | $011_{-}$ | shift left AQ |
|  | 00011 | 11110 | $011_{-}$ | A=A-M |
|  | 00011 | 00001 | 0110 | Q[0]=0 And restore A |
| 3 | 00011 | 00010 | $110_{-}$ | shift left AQ |
|  | 00011 | 11111 | $110_{-}$ | A=A-M |
|  | 00011 | 00010 | 1100 | Q[0]=0 And restore A |
| 2 | 00011 | 00101 | $100_{-}$ | shift left AQ |
|  | 00011 | 00010 | $100_{-}$ | A=A-M |
|  | 00011 | 00010 | 1001 | Q[0]=1 |
| 1 | 00011 | 00101 | $001_{-}$ | shift left AQ |
|  | 00011 | 00010 | $001-$ | A=A-M |
|  | 00011 | 00010 | 0011 | Q[0]=1 |

register Q contain the quotient 3and register A contain remainder 2
7. (a) Analyze the purpose of the various elements of an instruction with the help of a sample instruction format.

1. Instruction is a command to the processor to perform a given task on 3 specified data.


## Instruction cycle:

- 1. Instruction cycle is a complete process of instruction execution.

The instruction cycle is divided into three sub cycles:

- Fetch cycle: To fetch an opcode from a memory location following steps are performed:
- i. The address of the memory region where the opcode is stored is put on the address bus by the programme counter.
Decode cycle:
- i. The first thing to go into the Data Register (DR), or data/address buffer
in the case of the Intel 8085, is the opcode that was just received from memory. After then, it is directed to the Instruction Register (IR).


## Execute cycle:

- i. In this cycle, function of the instruction is performed.
- ii. If the instruction involves arithmetic or logic, ALU is utilized.
(or)
(b) Write the steps in fetching a word from memory. Differentiate between branch

Und instructions and call subroutine instruction.

Step 1: The CPU has to perform opcode fetch cycle and operand fetch cycle.
Step 2: The CPU receives the operation code necessary to retrieve a word from memory during the opcode fetch cycle.
Step 3: The operand fetch cycle is then started by the CPU.
Step 4: The address of the memory location where the data is saved is specified by the opcode.
Step5: The Address Register (AR), which is coupled to the address lines of the memory bus, receives the address of the required bit of information from the CPU . The address is therefore sent to the memory.
Step 6: When a read operation is required, the CPU triggers the memory's read signal.
Step 7: As a.result, memory copies data from the addressed register on the data bus.
Step 8: The CPU then loads the data into the designated register after reading it from the data register.
Step 9: For this memory transfer, the signal Memory Functions Completed (MFC) is also employed as a control signal.
Step10: MFC is set to 1 by memory to signify that the specified location's contents have been read and are now accessible via the data bus.
8. (a) Formulate binary Multiplication of Positive integer Numbers with Register 1 CO2 App

Configuration diagram. 4
Multiplicand ( $\mathrm{M}=13$ ) : 1101 \&
Multiplier (Q=11) : 1011

|  | A | Q | Q-1 | Explanation |
| :---: | :---: | :---: | :---: | :---: |
| Step 1 | 00000 | 01011 | 0 | $10-->A=A-M$ |
|  | 10011 | 01011 | 0 | Shift |
| Step 2 | 11001 | 10101 | 1 | 11 --> Shift |
| Step 3 | 11100 | 11010 | 1 | $01-->A=A+M$ |
|  | 01001 | 11010 | 1 | Shift |
| Step 4 | 00100 | 11101 | 0 | $10-->A=A-M$ |
|  | 10111 | 11101 | 0 | Shift |
| Step 5 | 11011 | 11110 | 1 | $01-->A=A+M$ |
|  | 01000 | 11110 | 1 | Shift |
|  | 00100 | 01111 | $\bigcirc$ |  |

(or)
(b) Evaluate the arithmetic statement $\mathrm{X}=(\mathrm{A}+\mathrm{B})^{*}(\mathrm{C}+\mathrm{D})$ using a general register $1 \quad \mathrm{CO} 3 \quad \mathrm{App}$
computer with three address, two address and one address instruction format a program to evaluate the expression.

## Zero Address Instruction

TOS: Top of the Stack

| PUSH | A | TOS $\leftarrow \mathrm{A}$ |
| :--- | :--- | :---: |
| PUSH | B | TOS $\leftarrow \mathrm{B}$ |
| ADD |  | $\mathrm{TOS} \leftarrow(\mathrm{A}+\mathrm{B})$ |
| PUSH | C | TOS $\leftarrow \mathrm{C}$ |
| PUSH | D | TOS $\leftarrow \mathrm{D}$ |
| ADD |  | $\mathrm{TOS} \leftarrow(\mathrm{C}+\mathrm{D})$ |
| MUL |  | $\mathrm{TOS} \leftarrow(\mathrm{C}+\mathrm{D}) *(\mathrm{~A}+\mathrm{B})$ |
| POP | X | $\mathrm{M}[\mathrm{X}] \leftarrow \mathrm{TOS}$ |

## One Address Instruction

| LOAD | A | $\mathrm{AC} \leftarrow \mathrm{M}[\mathrm{A}]$ |
| :--- | :--- | :--- |
| ADD | B | $\mathrm{AC} \leftarrow \mathrm{A}[\mathrm{C}]+\mathrm{M}[\mathrm{B}]$ |
| STORE | T | $\mathrm{M}[\mathrm{T}] \leftarrow \mathrm{AC}$ |
| LOAD | C | $\mathrm{AC} \leftarrow \mathrm{M}[\mathrm{C}]$ |
| ADD | D | $\mathrm{AC} \leftarrow \mathrm{AC}+\mathrm{M}[\mathrm{D}]$ |
| MUL | T | $\mathrm{AC} \leftarrow \mathrm{AC} * \mathrm{M}[\mathrm{T}]$ |
| STORE | X | $\mathrm{M}[\mathrm{X}] \leftarrow \mathrm{AC}$ |
| Two Address Instructions |  |  |
| MOV | $\mathrm{R} 1, \mathrm{~A}$ | $\mathrm{R} 1 \leftarrow \mathrm{M}[\mathrm{A}]$ |
| ADD | $\mathrm{R} 1, \mathrm{~B}$ | $\mathrm{R} 1 \leftarrow \mathrm{R} 1+\mathrm{M}[\mathrm{B}]$ |
| MOV | $\mathrm{R} 2, \mathrm{C}$ | $\mathrm{R} 2 \leftarrow \mathrm{M}[\mathrm{C}]$ |
| ADD | $\mathrm{R} 2, \mathrm{D}$ | $\mathrm{R} 2 \leftarrow \mathrm{R} 2+\mathrm{M}[\mathrm{D}]$ |
| MUL | $\mathrm{R} 1, \mathrm{R} 2$ | $\mathrm{R} 1 \leftarrow \mathrm{R} 1 * \mathrm{R} 2$ |
| MOV | $\mathrm{X}, \mathrm{R} 1$ | $\mathrm{M}[\mathrm{X}] \leftarrow \mathrm{R} 1$ |

Three Address Instruction
ADD R1, A, B
$\mathrm{R} 1 \leftarrow \mathrm{M}[\mathrm{A}]+\mathrm{M}[\mathrm{B}]$
ADD R2, C, D
$\mathrm{R} 2 \leftarrow \mathrm{M}[\mathrm{C}]+\mathrm{M}[\mathrm{D}]$
MUL $\quad \mathrm{X}, \mathrm{R} 1, \mathrm{R} 2 \quad \mathrm{M}[\mathrm{X}] \leftarrow \mathrm{R} 1 * \mathrm{R} 2$
(Note: Und-Understand Rem-Remember Ana-Analyze App-Apply Cre- Create)

