

## Data Hazards

A Data hazard is a situation in which the pipeline is stalled because the data to be operated on are delayed.

e.g.  $A \leftarrow 3 + A$  A = 5.

$B \leftarrow 4 * A$

Data dependency  $\rightarrow$  the data used in second instruction depend on the result of first instruction.  
i.e. The destination of one instruction is used as source in next instruction.

clock cycle. 1 2 3 4 5 6 7 8 9  $\xrightarrow{\text{Time}}$   
Instruction.




Fig 8.6. Pipeline stalled by data dependency b/w  $D_2$  &  $W_1$ .

When 2 operations depend on each other, they must be performed sequentially in the correct order.


e.g. Mul R<sub>2</sub>, R<sub>3</sub>, R<sub>4</sub>

Add R<sub>5</sub>, R<sub>4</sub>, R<sub>6</sub>


The D step of instruction 2 can't be completed until the D step of instruction 1 is completed. Thus D<sub>2A</sub> delay is shown in above example. Hence pipeline execution is stalled for two cycles.

## Operand Forwarding -

The delay can be reduced or possibly eliminated, if we arrange for the result of instruction I<sub>1</sub> to be forwarded directly for use in step E<sub>2</sub>.



a) Data Path



b) Position of Source & Result registers in processor pipeline.

Eg 8.7 Operand forwarding in a pipelined Processor.

These registers (RSLY) constitutes of interstage buffers. Thus execution of instructions are proceeded without interruption.

## Handling Data hazards in software -

- 1) Operand forwarding.
- 2) Inserting NOP (No-operation) instruction.

eg  $I_1 : \text{Mul } R_2, R_3, R_4$

NOP

NOP

$I_2 : \text{Add } R_5, R_4, R_6$ .

This is an alternative approach to leave the task of detecting data dependencies & dealing with them to the software.

The compiler insert NOP instructions.

The compiler can reorder instructions to perform useful tasks in NOP slots.

The insertion of NOP instructions leads to larger code size.

### Side Effects -

When a location other than one explicitly named in an instruction as a destination operand is affected, the instruction is said to have a side effect.

due to auto increment or auto decrement operation.

eg Instruction that have side effects give rise to multiple data dependencies.

### For better pipelined Organization -

\* The given instruction should affect only the contents of destination location either a register or memory location.

\* Side effects such as setting condition code flags or address pointers should be kept minimum.



## Instruction Hazards -

The instruction stream is interrupted & pipeline stalls due to cache miss.



A Branch instruction may also cause the pipeline to stall.

## Unconditional Branches -

The time lost as a result of branch instruction is referred to as branch penalty.



a) Branch address at execute stage.



b) Branch address at decode stage.

F<sub>1.5</sub> 8.9 Branch Timing

## Instruction Queue and Prefetching -

Processors employ Dedicated fetch units, that can fetch instructions before they are needed & put them in a queue. They can store several instructions.

The Dispatch unit, takes instructions from the front of the queue and sends to execution unit.




Fig 8.10 Use of an Instruction queue.

Hence, the Branch instruction does not increase the overall execution time.

The Instruction fetch unit has executed the branch instruction concurrently with the execution of other instructions. This technique is referred to as Branch folding.

### Conditional Branch & Branch Prediction -

A conditional Branch instruction introduces hazard caused by dependency of a branch condition on the result of preceding instruction.

## Delayed Branch-

The location following a branch instruction is called a branch delay slot.

Delayed Branching technique minimize the penalty occurred as a result of conditional branch instructions.

In this, the instructions in the delay slot are always fetched. And useful instructions are placed in these slots. If no useful instructions can be placed in delay slot, it will be filled with NOP instructions.

Loop	shift-left	R <sub>1</sub>
	Decrement	R <sub>2</sub>
	Branch = 0	Loop
Next	Add	R <sub>1</sub> , R <sub>3</sub>

a) Original program loop.

Loop	Decrement	R <sub>2</sub>
	Branch = 0	Loop
	shift-left	R <sub>1</sub>
Next	Add	R <sub>1</sub> , R <sub>3</sub>

b) Reordered instructions.

Fig 8.12

Reordering of instructions for a delayed branch.

## Branch prediction

It is attempt to predict whether or not a particular branch will be taken.

Simplest form of branch prediction is to assume branch will not take place and to continue to fetch instructions in sequential address order.

## ↳ static Branch Prediction -

The Branch prediction decision is always same every time a given instruction is executed.


## ↳ Dynamic Branch Prediction -

The prediction decision may change depending on execution history.  
The objective is to reduce probability of making wrong decision.

Two states:

LT: Branch is likely to be taken.

LNT: Branch is likely not to be taken.



a) 2-state algorithm.




Fig 8.15 Representation of Branch Prediction algorithms.

Four stages:

ST: strongly likely to be taken.

LT: Likely to be taken.

LNT: Likely not to be taken.

SNT: strongly likely not to be taken.