



# **SNS COLLEGE OF TECHNOLOGY**

(An Autonomous Institution)

**COIMBATORE-35**

Accredited by NBA-AICTE and Accredited by NAAC – UGC with A+ Grade  
Approved by AICTE, New Delhi & Affiliated to Anna University, Chennai



## **19EET204 / DIGITAL ELECTRONICS AND INTEGRATED CIRCUITS II YEAR / IV SEMESTER**

### **UNIT-III: DESIGN OF SEQUENTIAL CIRCUITS, PLD, VHDL**

#### **PLDs – Program - Examples**



# TOPIC OUTLINE

PLD Nomenclature

Example problem

Implementation with PROM

with PAL

with PLA





# PAL NOMENCLATURE

## PAL xxyyzz – IC specification

- xx Maximum number of AND array inputs
- zz Maximum number of dedicated outputs
- yy Type of outputs

### Combinational

- H active high
- L active low
- P programmable
- C complementary

### Registered


- R registered
- RP registered, with programmable polarity

### Versatile

- V programmable as combinational or registered



# Nomenclature Examples



PAL3H2

3 inputs

2 outputs

Active H outputs

PAL16L8

16 inputs

8 outputs

Active L (0s of function)

PAL22V10

22 inputs



10 outputs

Active L or H (1s or 0s)

Registered if desired




# PAL





# GAL



Emulate any PAL  
Reprogrammable


Fuses are non-volatile memory cells



# Designing with PROMs

## Additional functions/outputs – wider bit word

A	B	C	F
0	0	0	0
0	0	1	0
0	1	0	1
0	1	1	0
1	0	0	0
1	0	1	0
1	1	0	1
1	1	1	1



PROM

Address	Data
00000	0XXXXXXXX
00001	0XXXXXXXX
00010	1XXXXXXXX
00011	0XXXXXXXX
00100	0XXXXXXXX
00101	0XXXXXXXX
00110	1XXXXXXXX
00111	1XXXXXXXX



# EXAMPLE

Implement:

an inverter (NOT)

an OR gate

a NAND gate

an XOR gate

With:

a PROM

a PLA

a PAL

A	B	F1	F2	F3	F4
0	0	1	0	1	0
0	1	1	1	1	1
1	0	0	1	1	1
1	1	0	1	0	0





# PROM Implementation

NOT, OR, NAND, XOR

A	B	F1	F2	F3	F4
0	0	1	0	1	0
0	1	1	1	1	1
1	0	0	1	1	1
1	1	0	1	0	0

Fuse map

Address	Data
0	A
1	F
2	7
3	4


Fixed connections (address)

$AB = 00$

$AB = 01$

$AB = 10$

$AB = 11$






# PLA Implementation




A	B	F1	F2	F3	F4
0	0	1	0	1	0
0	1	1	1	1	1
1	0	0	1	1	1
1	1	0	1	0	0


NOT, OR, NAND, XOR



$$F1 = p1 = \bar{A}$$




$$\begin{aligned} F2 &= p2 + p3 \\ &= \bar{A} \cdot B + A \\ &= A + B \end{aligned}$$



$$F3 = p1 + p4$$

$$\begin{aligned} &= \bar{A} + \bar{A} \cdot B \\ &= \bar{A} + B \\ &= \overline{A \cdot B} \end{aligned}$$



$$\begin{aligned} F4 &= p2 + p4 \\ &= \bar{A} \cdot B + A \cdot \bar{B} \\ &= A \oplus B \end{aligned}$$


- What would have happened if we'd chosen a different covering for the K-map for F3?
- Same number of terms...
- Unable to share since the B' term isn't used anywhere else



# PLA Implementation

NOT, OR, NAND, XOR

A	B	F1	F2	F3	F4
0	0	1	0	1	0
0	1	1	1	1	1
1	0	0	1	1	1
1	1	0	1	0	0




- What are the shared product terms?
- Highlight in red



# PAL Implementation

NOT, OR, NAND, XOR

A	B	F1	F2	F3	F4
0	0	1	0	1	0
0	1	1	1	1	1
1	0	0	1	1	1
1	1	0	1	0	0





# RECAP..



Thank You