## SNS COLLEGE OF TECHNOLOGY

(An Autonomous Institution) COIMBATORE-35
Accredited by NBA-AICTE and Accredited by NAAC - UGC with A+ Grade Approved by AICTE, New Delhi \& Affiliated to Anna University, Chennai

# $19 E E T 204$ / DIGITAL ELECTRONICS AND INTEGRATED CIRCUITS <br> II YEAR / IV SEMESTER <br> UNIT-II: DESIGN OF COMBINATIONAL AND SEQUENTIAL CIRCUITS <br> <br> FLIP FLOPS - SR, D 

 <br> <br> FLIP FLOPS - SR, D}

## TOPIC OUTLINE

## Memory devices

RS Flip Flop
D Flip Flop
IC Devices
Recap

## RS FLIP FLOP

## RS Flip Flop

- The RS flip flop is the basic memory element with clock input as enable point (Clocked RS Latch)
- Two input signals, S - set and R - signal.
- E - clock signal acting as enable.



## RS Flip Flop - Circuit, Truth table



| $\boldsymbol{S}$ | $\boldsymbol{R}$ | $\boldsymbol{Q}$ | $\boldsymbol{Q}^{\prime}$ |
| :---: | :---: | :---: | :---: |
|  |  |  |  |
| 0 | 0 | 1 | 0 |
| 0 | 1 | 0 | 1 |
| 1 | 0 | 1 | 0 |
| 1 | 1 | $?$ | $?$ |



## RS Latch / RS Flip Flop



Latch


Flip-flop

## D FLIP FLOP

## D Flip flop

-The D stands for "Data" or "Delay" Flip flop

- It has one input signal, D which is set when it is " 1 " and reset when it is " 0 "
-The demerit of SR flip flop is forbidden value, ie the input - S \& R is ' 1 '. It is over comed here.



# D Flip-Flop: Circuit, block, truth table 



## D Flip-Flop: Ch. table

| $\boldsymbol{C}$ | $\boldsymbol{D}$ | $\boldsymbol{Q}(\boldsymbol{t})$ | $\boldsymbol{Q ( t + \mathbf { 1 } )}$ |  |
| :---: | :---: | :---: | :---: | :--- |
| 0 | X | 0 | 0 |  |
| 0 | X | 1 | 1 |  |
| 1 | 0 | 0 | 0 |  |
| 1 | 0 | 1 | 0 | No change |
| 1 | 1 | 0 | 1 |  |
| 1 | 1 | 1 | 1 | Set (Data) |
|  |  |  |  |  |

# LATCH / FLIP-FLOP DEVICES 

| Device | \# of <br> Elements | Description |
| :--- | :---: | :--- |
| 74 LS 73 A | 2 | Negative-edge triggered JK flip-flop with clear |
| 7474 | 2 | Positive-edge triggered D flip-flop with preset and clear |
| 74 LS 75 | 4 | D Latch with enable |
| 7476 | 2 | Pulse-edge triggered JK flip-flop with preset and clear |
| 74111 | 2 | Master-slave JK flip-flop with preset, clear, and data lock out <br> 74116 |
| 74175 | 4 | 4-bit hazard-free D latch with clear and dual enable <br> 74273 |
| 74276 | 4 | Positive-edge triggered D flip-flop with clear |
| 74279 | 4 | Positive-edge triggered D flip-flop with clear |

## SUMMARIZE



## ...A CASE STUDY \& THANK YOU

