



**SNS COLLEGE OF TECHNOLOGY**

**An Autonomous Institution**

**Coimbatore-35**



**DEPARTMENT OF ELECTRONICS & COMMUNICATION  
ENGINEERING**

**19ECT221 – MICROPROCESSORS AND MICROCONTROLLERS**

**8086 MICROPROCESSOR ARCHITECTURE**

# Block diagram of 8086






FIGURE 2-7 8086 internal block diagram. (Intel Corp.)

# Software Model of the 8086 Microprocessors



# 8086 Registers



# General Purpose Registers

15	H	8	7	L	0
AX (Accumulator)					
AH			AL		
BX (Base Register)					
BH			BL		
CX (Used as a counter)					
CH			CL		
DX (Used to point to data in I/O operations)					
DH			DL		

**AX** - the Accumulator  
**BX** - the Base Register  
**CX** - the Count Register  
**DX** - the Data Register

- Normally used for storing temporary results
- Each of the registers is 16 bits wide (**AX, BX, CX, DX**)
- Can be accessed as either 16 or 8 bits AX, AH, AL

# General Purpose Registers

- **AX**

- Accumulator Register
- Preferred register to use in arithmetic, logic and data transfer instructions because it generates the shortest Machine Language Code
- Must be used in multiplication and division operations
- Must also be used in I/O operations

- **BX**

- Base Register
- Also serves as an address register

# General Purpose Registers

- **CX**

- Count register
- Used as a loop counter
- Used in shift and rotate operations

- **DX**

- Data register
- Used in multiplication and division
- Also used in I/O operations


# Pointer and Index Registers

SP	Stack Pointer
BP	Base Pointer
SI	Source Index
DI	Destination Index
IP	Instruction Pointer

- All 16 bits wide, L/H bytes are not accessible
- Used as memory pointers
  - Example: MOV AH, [SI]
    - *Move the byte stored in memory location whose address is contained in register SI to register AH*
- IP is not under direct control of the programmer



# Flag Register



Overflow

Direction

Interrupt enable

Trap

Sign

Zero

Auxiliary Carry

Parity

Carry

6 are status flags  
3 are control flag

# 8086 Programmer's Model

BIU registers  
(20 bit adder)

ES	Extra Segment
CS	Code Segment
SS	Stack Segment
DS	Data Segment
IP	Instruction Pointer


EU registers

AX	AH	AL	Accumulator
BX	BH	BL	Base Register
CX	CH	CL	Count Register
DX	DH	DL	Data Register
	SP		Stack Pointer
	BP		Base Pointer
	SI		Source Index Register
	DI		Destination Index Register
	FLAGS		


# The Stack

- The stack is used for temporary storage of information such as data or addresses.
- When a **CALL** is executed, the 8086 automatically **PUSHes** the current value of CS and IP onto the stack.
- Other registers can also be pushed
- Before return from the **subroutine**, **POP** instructions can be used to pop values back from the stack into the corresponding registers.


# The Stack



# INTEL 8086 - Pin Diagram



# INTEL 8086 - Pin Details



**Ground**

**Power Supply**

5V ± 10%

**Reset**

Registers, seg  
regs, flags


CS: FFFFH, IP:  
0000H

If high for  
minimum 4  
clks

**Clock**

Duty cycle: 33%

# INTEL 8086 - Pin Details



## Address/Data Bus:


Contains address bits  $A_{15}-A_0$  when ALE is 1 & data bits  $D_{15}-D_0$  when ALE is 0.

## Address Latch Enable:

When high, multiplexed address/data bus contains address information.

# INTEL 8086 - Pin Details

## INTERRUPT



Non - maskable interrupt

Interrupt request

Interrupt acknowledge






# INTEL 8086 - Pin Details

S6: Logic 0.

S5: Indicates condition of IF flag bits.

S4-S3: Indicate which segment is accessed during current bus cycle:

S4	S3	Function
0	0	Extra segment
0	1	Stack segment
1	0	Code or no segment
1	1	Data segment



## Address/Status Bus

Address bits  $A_{19} - A_{16}$  & Status bits  $S_6 - S_3$

# INTEL 8086 - Pin Details


## BHE#, A<sub>0</sub>:

**0,0:** Whole word  
(16-bits)

**0,1:** High byte  
to/from odd address

**1,0:** Low byte  
to/from even address

**1,1:** No selection




## Bus High Enable/S7

Enables most significant data bits D<sub>15</sub> – D<sub>8</sub> during read or write operation.

S<sub>7</sub>: Always 1.

# INTEL 8086 - Pin Details




**Min/Max mode**  
 Minimum Mode: +5V  
 Maximum Mode: 0V

**Minimum Mode Pins**

**Maximum Mode Pins**

# Minimum Mode- Pin Details



Read Signal


Write Signal

Memory or I/O

Data Transmit/Receive

Data Bus Enable

# Maximum Mode - Pin Details



**S2 S1 S0**

000: INTA  
 001: read I/O port  
 010: write I/O port  
 011: halt  
 100: code access  
 101: read memory  
 110: write memory  
 111: none -passive

**Status Signal**


Inputs to 8288 to generate eliminated signals due to max mode.

# Maximum Mode - Pin Details

## Lock Output

Used to lock peripherals off the system


Activated by using the LOCK: prefix on any instruction



DMA Request/Grant

Lock Output

# Maximum Mode - Pin Details



**QS1 QS0**

00: Queue is idle

01: First byte of opcode

10: Queue is empty

11: Subsequent byte of opcode

**Queue Status**

Used by numeric coprocessor (8087)



**THANK YOU**