

# **UNIT V**

## **IC MOSFET AMPLIFIERS**

## IC Biasing

\* In Integrated circuit designs biasing circuits use constant-current sources.

\* Here, the constant d.c. current called reference current is generated at one location & is then replicated at various other locations for biasing the various stages of amplifiers present in the circuit.


\* This process is known as current steering. x. 2 Mark

Advantages of current steering process x. 2 Mark

\* The external components such as precision resistors required to generate a predictable & stable reference current, need not be repeated for every amplifier stage.

\* The bias currents of the various stages track each other when there is any change due to power-supply voltage or temperature.

# MOSFET Current Sources



\* 2 Mark

Fig: Constant Current Source Using MOSFET

Current of  $T_1$  is given by

$$I_{REF} = I_{D1} = \frac{1}{2} K_n' \left( \frac{W_1}{L_1} \right) (V_{GS} - V_{T1})^2 \quad \text{--- (1)}$$

\* The circuit uses 2 MOSFETs  $T_1$  &  $T_2$ .

\* The drain & gate of MOSFET  $T_1$  is shorted, it's operated in saturation region.

\* Neglecting channel length modulation ( $\lambda=0$ ) The drain

$$I_{REF} = k_{n1} (V_{GS} - V_{T1})^2 \Rightarrow \frac{I_{REF}}{k_{n1}} = (V_{GS} - V_T)^2$$

$$V_{GS} = V_{T1} + \sqrt{\frac{I_{REF}}{k_{n1}}} \quad - (2)$$

W. K. T

$$I_{REF} = I_{D1} \Rightarrow$$

$$I_{REF} = \frac{V_{DD} - V_{GS}}{R} \quad - (3)$$

\* The MOSFET  $T_2$  has the same  $V_{GS}$  at  $T_1$ ; Thus if we assume that it's operating in saturation we have

$$\begin{aligned} I_0 = I_{D2} &= \frac{1}{2} k_{n2}' \left( \frac{W_2}{L_2} \right) (V_{GS} - V_{T2})^2 - (4) \\ &= k_{n2} (V_{GS} - V_{T2})^2 \end{aligned}$$

\*  $V_{GS1} = V_{GS2}$  & substituting value of  $V_{GS}$  from



eqn ② we have

$$I_0 = k n_2 \left( V_{T1} + \sqrt{\frac{I_{REF}}{k n_1}} - V_{T2} \right)^2$$

\* Here also we can neglect the channel length modulation ( $\lambda = 0$ ).

\* Taking the ratio of eqns ① & ④ we get-

$$\frac{I_0}{I_{REF}} = \frac{I_{D2}}{I_{D1}} = \frac{(W_2/L_2)}{(W_1/L_1)} \quad \text{--- ⑤}$$

\* For identical MOSFETs,  $(W_2/L_2) = (W_1/L_1)$  & hence

$$I_0 = I_{REF}$$

\* In such situation the circuit simply replicates (or) mirrors the reference current in the output terminal.

\* For the reason, when 2 MOSFETs are identical, the circuit shown in <sup>above</sup> fig is known as current mirror circuit.

Effect of  $V_0$  on  $I_0$

\*  $T_2$  operated in saturation,

$$V_0 \geq V_{DS1} - V_T \quad (6)$$

(or)


$$V_0 \geq V_{OV}$$

where


2 MARK

$V_{OV}$  - overdrive voltage

\* In initial analysis we have neglected the effect of channel length modulation. However, it has significant effect on the operation of the current source circuit.



## Replacing R by another MOSFET



\* 2 Mark

Fig: MOSFET constant current source

$$k_{n1} (V_{GS1} - V_{T1})^2 = k_{n3} (V_{GS3} - V_{T3})^2 \quad \text{--- ①}$$

\* From the circuit we have

$$V_{GS1} + V_{GS3} = V_{DD}$$

\* load current  $I_O$  with  $\lambda = 0$  we can be given by

$$I_O = \frac{k_n'}{2} \left( \frac{W_2}{L_2} \right) (V_{GS2} - V_T)^2$$

\* R is replaced by another MOSFET.

\* Here, The MOSFET is configured like a resistor.

\* Since  $T_1$  &  $T_3$  are connected in series  $I_{D1} = I_{D3}$ .

\* Neglecting channel length modulation ( $\lambda = 0$ ) we can write

## MOSFET current source circuit - Cascode current Mirror.





Fig: MOSFET Cascode current Mirror circuit

\* The Output resistance is a measure of stability of  $I_O$  with respect to the changes in the Output Voltage.


\* Here the MOSFETs  $T_3$  &  $T_4$  are included to provide higher Output resistance.

\* This circuit is known as Cascode current mirror circuit.





(a) Equivalent Circuit



(b) Small Signal Equivalent Circuit

\* The gate voltage for  $T_1$  &  $T_3$  & hence for  $T_2$  &  $T_4$  are constant, they are shown grounded for a.c. circuits.

\* In the small signal equivalent circuit to obtain  $R_o$ .

\* Here  $T_2$  is replaced by equivalent resistance  $r_{o2}$ .

\* Applying KCL to output node we have

$$I_x = g_m V_{gsA} + \frac{V_x - (-V_{gsA})}{r_{oA}} \quad \text{--- (1)}$$

$$V_{gsA} = -I_x r_{o2} \quad \text{--- (2)}$$

\* substitute eqn ② in ①

$$I_0' = -g_m I_x r_{o2} + \frac{V_x - (I_x r_{o2})}{r_{o4}} \quad \text{--- ③}$$

$$\therefore I_x + g_m I_x r_{o2} + \frac{I_x r_{o2}}{r_{o4}} = \frac{V_x}{r_{o4}}$$

$$\therefore R_o = \frac{V_x}{I_x} = r_{o4} + g_m r_{o2} r_{o4} + r_{o2}$$

$$R_o = r_{o4} + r_{o2} (1 + g_m r_{o4}) \quad \text{--- ④}$$

\* Since  $g_m r_{o2} \gg 1$ , the output resistance of the cascode current mirror is much greater than basic 2 MOSFET current source.

# Amplifiers with Active Load

\* When MOSFET itself is used as a load device, it's referred to as active load.

\* There are 3 types of load devices

1. n-channel enhancement mode device
2. n-channel depletion-mode device
3. p-channel enhancement mode device

\* 2 Mark

## 1. NMOS Amplifier with Enhancement Load




Fig: N-channel enhancement mode MOSFET with gate & drain shorted




Fig: Current-voltage characteristics for n-channel enhancement load device



\* In This, The MOSFET act as a non-linear resistor & is called enhancement load device.

\* Since MOSFET is in enhancement mode  $V_T > 0$ .

\* For this circuit  $V_{DS}(\text{sat}) = V_{GS} - V_T$  which means that the MOSFET is always in the saturation region.

\* The I-V characteristics is a plot of equation

$$i_D = k_n (V_{GS} - V_T)^2$$

\* The enhancement load circuit alone can't be used as an amplifier, however, if it's connected in a circuit with another MOSFET, this circuit can be used as an amplifier (or) as an inverter in a digital circuit.






Fig: NMOS amplifier with enhancement load device





Fig: V-I characteristics

- \* Here the MOSFET  $T_2$  is used as a load & MOSFET  $T_1$  is used as a driver transistor.
- \* The load device  $T_2$  is always biased in the saturation region.
- \* The V-I characteristics of the load device is non-linear, the load curve is also non-linear.

- \* At  $V_{DD} - V_{TN2}$ , the load curve intersects the voltage axis & the current in the enhancement load goes to zero.



2 Mark  
X

Fig: Voltage Transfer characteristics

- \* In the characteristics fig: The Q-point should be in the Saturation region to use circuit as an amplifier.




Fig: Small signal equivalent circuit

$$R_o = \frac{1}{g_{m2}} \parallel r_{o2}$$

$$A_v = \frac{V_o}{v_i} = -g_{m1} \left( r_{o1} \parallel \frac{1}{g_{m2}} \parallel r_{o2} \right)$$

Since  $\frac{1}{g_{m2}} \ll r_{o2}$  &  $\frac{1}{g_{m1}} \ll r_{o1}$ , the  $A_v$  can be approximated

as

$$A_v = \frac{-g_{m1}}{g_{m2}} = - \sqrt{\frac{k_{n1}}{k_{n2}}} = - \sqrt{\frac{(W_1/L_1)}{(W_2/L_2)}}$$

$\Rightarrow$  \* This is 2 marks

related to the size of the transistor.

\* To obtain larger voltage gain we can use depletion-mode MOSFET.



## NMOS Amplifier with Depletion Load




Fig: NMOS depletion mode device





Fig: current-voltage characteristics

- \* Here, the Threshold Voltage  $V_{TN2}$  is negative, which means that the value of  $V_{DS}$  at transition point is positive.
- \* Non-zero slope in the saturation region indicates that a finite resistance  $r_o$  exists in this region.





\* 2Mark

Fig: NMOS amplifier with depletion load device




Fig: Driver transistor characteristics

- A - Transition point for  $T_1$
- B - Transition point for  $T_2$

- \* Here,  $T_1$  is used as a driver &  $T_2$  is used as a load.
- \* The I-V characteristics of the load device is non-linear, the load curve is also non-linear.

- \* points A & B are transition points for  $T_1$  &  $T_2$ .
- \* Q-point is approximately midway between 2 transition points.
- \* For amplifier operation, both MOSFET should be biased in Saturation region.




Fig: Voltage Transfer characteristics X. 2Mark.




Fig: Small signal equivalent circuit

\* The Q-point lies in the saturation region.

\* The gate to source voltage for depletion load ( $T_2$ ) is zero,  
 $g_m V_{gs2} = 0$ .

$$V_o = -g_{m1} V_{gs} (r_{o1} \parallel r_{o2})$$

*2 marks*

$$\therefore A_v = \frac{V_o}{V_i} = -g_{m1} (r_{o1} \parallel r_{o2})$$

$$\therefore V_i = V_{gs}$$

\* Thus for this circuit, The  $A_v$  is directly proportional to the output resistance of 2 transistors.



# CMOS Differential Amplifier

\* In differential amplifier the output signal is the amplified version of the difference of 2 inputs of the amplifier.

\* In CMOS differential amplifier a current mirror circuit is employed as an active load for the source-coupled pair.




Fig: CMOS Differential amplifier with active load

\* Here, Transistor  $T_1$  &  $T_2$  are n-channel devices & forms the differential pair biased with  $I_Q$ .

\* The load circuit consists of Transistor  $T_3$  &  $T_4$  both p-channel devices.

\* Here  $(T_1, T_2)$  &  $(T_3, T_4)$  are mutually identical with each other thus the tail current  $I_Q$  is equally divided between  $T_1(T_3)$  &  $T_2(T_4)$  when common mode voltage  $V_1 = V_2 = V_{cm}$  is applied.



$$\therefore I_{D1} = I_{D2} = \frac{I_Q}{2} \quad \text{--- (1)}$$

\* The gate currents are zero,  $i_{D1} = i_{D3}$  &  $i_{D2} = i_{D4}$ .

\* When small differential mode voltage  $V_d = V_1 - V_2$  is applied we have

$$i_{D1} = \frac{I_Q}{2} + i_d \quad \text{--- (2)}$$

$$i_{D2} = \frac{I_Q}{2} - i_d \quad \text{--- (3)}$$

\* Where  $i_d$  is the signal current.

\* Since  $T_1$  &  $T_2$  and  $T_3$  &  $T_4$  are in series we have

$$i_{D3} = \frac{I_Q}{2} + i_d = i_{D1} \quad \text{--- (4)}$$

$$i_{D4} = \frac{I_Q}{2} - i_d = i_{D2} \quad \text{--- (5)}$$

\* For small values of  $V_d$ , we have

$$i_d = g_m \frac{V_d}{2} \quad \text{--- (6)}$$

\* Let the below fig: The small signal equivalent circuit at the drain node of  $T_2$  &  $T_4$ .




Fig: ac equivalent circuit




Fig: small-signal equivalent circuit at drain node of T2 + T4

## Differential gain ( $A_d$ )

From the equivalent circuit

$$V_o = \left( \frac{g_m v_d}{2} + \frac{g_m v_d}{2} \right) (r_{o2} \parallel r_{o1})$$

$$\therefore A_d = \frac{V_o}{v_d} = g_m (r_{o2} \parallel r_{o1})$$

$$= \frac{g_m}{\frac{1}{r_{o2}} + \frac{1}{r_{o1}}} = \frac{g_m}{g_{o2} + g_{o1}} \quad \text{--- (7)}$$

W.K.T

$$g_m = 2 \sqrt{k_n I_D} = \sqrt{2 k_n I_Q}$$

$$g_{o2} = \lambda_2 I_{D2} = \lambda_2 \frac{I_Q}{2}$$

$$g_{o4} = \lambda_4 I_{D4} = \lambda_4 \frac{I_Q}{2}$$

Substitute  $g_m$ ,  $g_{o2}$  &  $g_{o4}$  in eqn (7) we get

$$A_d = \frac{\sqrt{2 k_n I_Q}}{\lambda_2 \frac{I_Q}{2} + \lambda_4 \frac{I_Q}{2}} = \frac{2 \sqrt{2 k_n I_Q}}{I_Q (\lambda_2 + \lambda_4)} = 2 \sqrt{\frac{2 k_n}{I_Q}} \cdot \frac{1}{\lambda_2 + \lambda_4} \quad (8)$$

$$A_d = 2 \sqrt{\frac{2 k_n}{I_Q}} \cdot \frac{1}{\lambda_2 + \lambda_4}$$



# Common Mode gain ( $A_{cm}$ )




Fig: (a)




Fig: (b)

Fig: (a) Determining the common mode gain

\* Here, the resistance  $R_{ss}$  is the output resistance of the bias current source  $I$ .

\* We can split  $R_{ss}$  equally between  $T_1$  &  $T_2$  as shown in Fig: b

\* From Fig(b) we can write

$$i_1 = i_2 \approx \frac{V_{cm}}{2R_{ss}}$$

$\therefore 2R_{ss} \gg \frac{1}{g_m}$  & effect of  $r_{o1}$  &  $r_{o2}$

is negligible.

\* The output resistance of each of  $T_1$  &  $T_2$  is given by

$$R_{o1} = R_{o2} = r_o + 2R_{SS} + 2g_m r_o R_{SS}$$

$$r_{o1} = r_{o2} = r_o$$

$$g_{m1} = g_{m2} = g_m$$

\* It's important to know that-

$$R_{o1} \gg \left( r_{o3} \parallel \frac{1}{g_{m3}} \right) \quad \& \quad R_{o2} \gg \left( r_{o4} \parallel \frac{1}{g_{m4}} \right)$$

\* We can neglect  $R_{o1}$  &  $R_{o2}$  in finding the total resistance between each of the drain nodes & ground.

\* The current  $i_1$  is passed through the parallel resistance of  $T_3$  to produce voltage  $V_{g3}$  as

$$V_{g3} = -i_1 \left( \frac{1}{g_{m3}} \parallel r_{o3} \right)$$

\* The transistor  $T_4$  senses this voltage & produces

$$i_4 = -g_{m4} V_{g3} = i_1 g_{m4} \left( \frac{1}{g_{m3}} \parallel r_{o3} \right)$$

\* At the Output node, the current difference between  $i_4$  &  $i_2$  passes through  $r_{o4}$  ( $r_{o2} \gg r_{o4}$  & hence neglected) to provide  $V_o$ .

$$\therefore V_o = (i_4 - i_2) r_{o4}$$

\* substitute value of  $i_4$  we have

$$V_o = \left[ i_1 g_{m4} \left( \frac{1}{g_{m3}} \parallel r_{o3} \right) - i_2 \right] r_{o4}$$



\* substitute values of  $i_1, i_2$  & setting  $g_{m3} = g_{m4}$  we have

$$\begin{aligned}
 V_o &= \left[ \frac{V_{cm}}{2R_{SS}} g_{m3} \left( \frac{1}{g_{m3}} \parallel r_{o3} \right) - \frac{V_{cm}}{2R_{SS}} \right] r_{o4} \\
 &= \frac{V_{cm}}{2R_{SS}} \left[ g_{m3} \left( \frac{r_{o3} / g_{m3}}{r_{o3} + \frac{1}{g_{m3}}} \right) - 1 \right] r_{o4} \\
 &= \frac{V_{cm}}{2R_{SS}} \left[ \frac{g_{m3} r_{o3}}{g_{m3} r_{o3} + 1} - 1 \right] r_{o4} \\
 &= \frac{V_{cm}}{2R_{SS}} \left[ \frac{-1}{g_{m3} r_{o3} + 1} \right] r_{o4}
 \end{aligned}$$

\*  $\therefore$

$$A_{cm} = \frac{V_o}{V_{cm}} = \frac{-1}{2R_{SS}} \cdot \frac{r_{o4}}{g_{m3} r_{o3} + 1}$$

\* Considering the fact  $g_{m3} r_{o3} \gg 1$  &  $r_{o3} = r_{o4}$  we have

$$A_{cm} \approx \frac{-1}{2R_{SS}} \cdot \frac{1}{g_{m3}} = \frac{-1}{2R_{SS} g_{m3}}$$

\* Since  $R_{SS}$  is very large; common mode gain is very small.

## Common Mode Rejection Ratio (CMRR)

$$CMRR = \frac{|A_d|}{|A_{cm}|} = [g_m (r_{o2} \parallel r_{o4})] [2R_{SS} g_{m3}]$$

When

$$r_{o2} = r_{o4} = r_o$$

$$g_m = g_{m3}$$

So

$$CMRR = \frac{|A_d|}{|A_{cm}|} = (g_m r_o) (R_{SS} g_m)$$

X. 2Mark.

# PROBLEMS

Design the MOSFET current source for following specifications.  
 $V_{DD} = 4V$ ,  $I_{REF} = 120\mu A$ ,  $L_1 = L_2 = 1\mu m$ ,  $W_1 = W_2 = 10\mu m$ ,  $V_T = 0.7V$   
&  $k_n' = 200\mu A/V^2$ . Find the value of  $R$ , calculate the lowest possible value of  $v_o$  & calculate  $r_{o2}$  if early voltage  $V_{A2} = 20V/\mu A$ .  
find the change in output current if change in  $v_o$  is  $+2V$ .

Given Data:

$$V_{DD} = 4V, \quad I_{REF} = 120\mu A, \quad L_1 = L_2 = 1\mu m, \quad W_1 = W_2 = 10\mu m$$

$$V_T = 0.7V, \quad K_n' = 200 \mu A/V^2, \quad V_{A2}' = 20 V/\mu m$$

Solution:

Here  $L_1 = L_2$  &  $W_1 = W_2 \Rightarrow$  So MOSFETs are identical

$$I_{D1} = I_{REF} = 120\mu A$$

$$I_{D1} = I_{REF} = \frac{1}{2} K_n' \left( \frac{W_1}{L_1} \right) (V_{GS} - V_T)^2$$

$$120 = \frac{1}{2} \times 200 \times 10 (V_{GS} - V_T)^2$$

$$(V_{GS} - V_T)^2 = V_{OV}^2 = 0.12$$

$$V_{OV} = 0.3464 V$$



$$V_{US} = V_T + V_{OV} = 0.7 + 0.3464 = 1.0464 \text{ V}$$

$$R = \frac{V_{DD} - V_{US}}{I_{REF}} = \frac{4 - 1.0464}{120 \times 10^{-6}} = 24.61 \text{ k}\Omega$$

$$V_{omin} = V_{OV} = 0.3464 \text{ V}$$

$$V_{A2} = V_{A2}^1 \times L_2 = 20 \times 1 = 20 \text{ V}$$

$$r_{o2} = \frac{V_{A2}}{I_0} = \frac{20}{120 \times 10^{-6}} = 166.67 \text{ k}\Omega$$

$$\Delta I_0 = \frac{\Delta V_0}{r_{o2}} = \frac{2}{166.67 \times 10^3} = 12 \mu\text{A}$$

Design a MOSFET current source amplifier for following

Specifications:  $V_{DD} = 5V$ ,  $k_n' = 40 \mu A/V^2$ ,  $V_T = 1V$ ,  $\lambda = 0$ ,  $I_{REF} = 0.2mA$ ,

$I_0 = 0.1mA$  &  $V_{DS2}(sat) = 0.8V$

Given Data:

$V_{DD} = 5V$ ,  $k_n' = 40 \mu A/V^2$ ,  $V_T = 1V$ ,  $\lambda = 0$ ,  $I_{REF} = 0.2mA$

$I_0 = 0.1mA$   $V_{DS2}(sat) = 0.8V$

Solution:

$$V_{DS2}(sat) = V_{ov} = 0.8V$$

$$V_{DS2} = V_{ov} + V_T = 0.8 + 1.0 = 1.8V$$

$$I_0 = \frac{1}{2} k_n' \left( \frac{W_2}{L_2} \right) (V_{DS2} - V_T)^2$$

$$\frac{W_2}{L_2} = \frac{I_0}{\frac{1}{2} k_n' (V_{DS2} - V_T)^2} = \frac{0.1 \times 10^{-3}}{\frac{1}{2} \times 40 \times 10^{-6} (1.8 - 1)^2} = 7.81$$

$$I_{REF} = \frac{1}{2} \left( \frac{W_1}{L_1} \right) k_n' (V_{DS1} - V_T)^2$$

$$\frac{W_1}{L_1} = \frac{I_{REF}}{\frac{1}{2} k_n' (V_{DS1} - V_T)^2}$$

Since  $V_{DS1} = V_{DS2}$

$$\frac{W_1}{L_1} = \frac{0.2 \times 10^{-3}}{\frac{1}{2} \times 40 \times 10^{-6} (1.8 - 1)^2} = 15.62$$

$$R = \frac{V_{DD} - V_{DS}}{I_{REF}} = \frac{5 - 1.8}{0.2 \times 10^{-3}} = 16k$$

# TWO MARKS

Define current steering.


The constant dc current called reference current is generated at one location & is then replicated at various other locations for biasing the various stages of amplifier present in the circuit. This process is known as current steering.

State the advantages of current steering process.

1. The external components such as precision resistors required to generate a predictable & stable reference current, need not be repeated for every amplifier stage.
2. The bias currents of the various stages track each other when there is any change due to power-supply voltage (or) temperature.



Draw the basic constant current source circuit using MOSFET



Draw the Wilson current mirror circuit:

