

Substitute the value of V_{DS} in eqn ①

$$\text{Eqn } ① \Rightarrow I_D = I_{DSS} \left(1 - \frac{(-I_D R_S)}{V_P} \right)^2 \rightarrow \text{for n-channel}$$

$$= I_{DSS} \left(1 + \frac{I_D R_S}{V_P} \right)^2$$

Apply KVL to the Drain to source junction

$$V_S + V_{DS} + I_D R_D - V_{DD} = 0$$

$$\therefore V_{DS} = V_{DD} - V_S - I_D R_D$$

$$= V_{DD} - I_D R_S - I_D R_D$$

$$\therefore V_{DS} = V_{DD} - I_D (R_S + R_D)$$



Design of Biasing for MOSFET

* MOSFET - Metal Oxide Semiconductor Field Effect Transistor

* It has a Gate, Source & Drain like the JFET.

* The Drain current (I_D) in the MOSFET is controlled by the Gate-Source Voltage V_{GS} .

* There are 2 types of MOSFETs



* MOSFET is also referred to as an IGATE because the gate is isolated from the channel.

1. DMOSFET

* It is similar to the circuit for JFET biasing

* The primary difference b/w the two is the fact that depletion type MOSFETs also permits operating points with positive value of V_{GS} for n-channel & negative values of V_{GS} for p-channel.


* To have positive values of V_{GS} for n-channel & negative value of V_{GS} for p-channel self bias circuit is unsuitable.

[
1. Fixed bias
2. Voltage divider bias]

2. EMOSFET

- * It's similar to the circuit used for JFET biasing.
- * The primary difference b/w the two is the fact that Enhancement type MOSFETs also permits operating points with positive value of V_{GS} for n-channel & negative values of V_{GS} for p-channel.
- * To have positive values of V_{GS} the n-channel & negative value of V_{GS} for p-channel Self bias circuit is Unavailable.
- * Here, we will discuss only feedback bias & voltage divider bias circuit.


1. Feed Back Bias



Dc Analysis:

- * For dc Analysis we can replace coupling capacitors by open circuit & replace the R_{in} by a short circuit equivalent, since $I_{in}=0$.
- * The Drain & Gate terminals are shorted.

$$V_D = V_D + V_{DS} = V_{GS} \quad \because V_S = 0$$



* Apply KVL to the Drain - source junction


$$V_{DD} - I_{DRD} R_D - V_{DS} = 0$$

$$\therefore V_{DS} = V_{DD} - I_{DRD} R_D$$

(as)

$$V_{GS} = V_{DD} - I_{DRD} R_D$$

2. Voltage Divider Bias



- * The biasing resistors R_1 & R_2 are designed to provide positive gate to source voltage.

* Apply KVL to the Gate - source junction

$$V_{GI} - V_{GS} - V_S = 0$$

$$\therefore V_{GS} = V_{GI} - V_S$$

40