

### UNIT-III

## JFET and MOSFET Amplifiers

### JFET Amplifiers

\* It provides an excellent voltage gain ( $A_v$ ) with the added advantage of a high input impedance ( $Z_i$ ).

\* For this reason JFETs are often preferred over BJTs for certain types of applications.

\* There are 3 basic configurations

- 1. Common Source
- 2. Common Drain (source follower)
- 3. Common Gate

\* The difference between BJT & JFET configurations:

BJT	JFET
It controls large output current ( $I_C$ ) by means of a relative small input current ( $I_B$ ).	It controls large output current ( $I_D$ ) by means of a small input voltage ( $V_g$ )

### Small Signal Analysis of JFET Amplifiers

\* The drain to source current of JFET is controlled by gate to source voltage.

\* The change in the drain current due to change in gate to source voltage can be determined using the transconductance factor  $g_m$ .

$$g_m = \frac{\Delta I_d}{\Delta V_{gs}}$$

\* Another important parameter is drain resistance  $r_d$ .

$$r_d = \left. \frac{\Delta V_{ds}}{\Delta I_d} \right|_{V_{ds} = \text{constant}}$$

### AC Equivalent Circuit :-





Fig: N-channel JFET - CS


- \* The relation of  $\frac{I_d}{V_{gs}}$  is included as current source  $g_m V_{gs}$  connected from drain to source.
- \* The input impedance is represented by the open circuit at its input terminal, since  $I_{in}$  is zero.
- \* The Output impedance is represented by  $r_d$  from drain to source.

### Approximate AC Equivalent circuit:-

- \* When the value of external drain resistance  $R_d$  is very small as compared to the value of output impedance represented by  $r_d$ , it's possible to replace  $r_d$  by open circuit.



### 1. Common Source Circuit Analysis



$\Rightarrow$  \* The input terminals are the Gate & Source, & the Output terminals are the Drain & the Source.

\* So the source terminal is common to both input & output, & the circuit configuration is known as common source (CS).




Fig: Voltage & current Waveforms

\* For positive-going input signal ( $v_s$ ) there is a  $180^\circ$  phase shift between the input & the output.


\* An increase in  $v_s$  increasing the  $V_{GS}$ . Thus raising the level of  $I_D$  & increasing the voltage drop across  $R_D$ .

\* This produces a decrease in the level of  $V_D$ , which is capacitor coupled to the circuit output as a negative going ac output voltage ( $v_o$ ).

\* Consequently, as  $v_s$  increases in a positive direction,  $v_o$  changes in negative direction.


\* Consequently, when  $v_s$  changes in negative direction, the resultant decrease in  $V_{GS}$  reduces  $I_D$  & produces a positive-going Output.

### 1. JFET with Fixed Bias 2 Mark



\* The coupling capacitors  $C_1$  &  $C_2$  which are used to isolate the d.c bias from the applied a.c signal and as short circuits for the ac analysis.

#### Ac Equivalent Circuit:



\* The circuit is drawn by replacing all capacitors & d.c supply voltage with short circuits.

### 1. Input Impedance ( $Z_i$ )


$$Z_i = R_G$$

### 2. Output Impedance ( $Z_o$ )

\* It's the impedance measured looking from the output side with input voltage ( $V_i$ ) is equal to zero.

\* As  $V_i = 0$

$v_{gs} = 0$  & hence  $g_m v_{gs} = 0$



so The Output Impedance is

$$Z_o = R_D \parallel r_d$$

\* if  $r_d \gg R_D$  Then the

$$Z_o \approx R_D$$

output impedance is

### 3. Voltage Gain ( $A_v$ )

$$A_v = \frac{V_{ds}}{V_{gs}} = \frac{V_o}{V_i}$$

$$V_{ds} = -g_m V_{gs} (r_d \parallel R_D)$$

\* W.K.T  $V_i = V_{gs}$  ... Then

$$V_o = -g_m V_i (r_d \parallel R_D)$$


$$\text{So } A_v = \frac{-g_m V_i (r_d \parallel R_D)}{V_i} = [-g_m (r_d \parallel R_D)]$$

\* if  $r_d \gg R_D$

$$A_v \approx -g_m R_D$$

\* The negative sign indicate there is a phase shift  $180^\circ$  between the input & output voltages.


## 2. JFET with Self Bias (Bypassed $R_s$ )



\* The coupling capacitors  $C_1$  &  $C_2$  which are used to isolate the dc biasing from applied ac signal act as short circuits for ac analysis.

\* The bypass capacitor  $C_S$  also act as a short circuit for ac analysis.

### Ac Equivalent circuit:



\* It's drawn by replacing all capacitors & dc supply  $V_{DD}$  with short circuits.

\* This circuit is similar to ac equivalent circuit of fixed bias.

### 1. Input Impedance ( $Z_i$ )

$$Z_i = R_g$$

### 2. Output Impedance ( $Z_o$ )

$$Z_o = r_d \parallel R_D$$

if  $r_d \gg R_D$

$$Z_o \approx R_D$$

### 3. Voltage gain ( $A_v$ )


$$A_v = -g_m (r_d \parallel R_D)$$

if  $r_d \gg R_D$

$$A_v \approx -g_m R_D$$

\* The negative sign indicate there is a  $180^\circ$  phase shift between input output voltages.

### 3. JFET with Self Bias ( $V_D$ bypassed $R_S$ )



1. Input Impedance ( $Z_i$ )

$$Z_i = R_{IN}$$

2. Output Impedance ( $Z_o$ )

$$Z_o = Z_o' \parallel R_D$$

Where

$$Z_o' = \frac{V_o}{I_d} \Big|_{V_i=0}$$

\* Apply KVL to the Output circuit

$$V_o = (I_d - gmV_{GS})r_d + I_dR_s \quad \text{--- (1)}$$

\* Apply KVL to the input circuit

$$V_{GS} = V_{IN} - I_dR_s$$

$\because V_{IN} = 0$

$$V_{GS} = -I_dR_s \quad \text{--- (2)}$$

Sub eqn (2) in (1)

$$\begin{aligned} V_o &= [I_d - gm(-I_dR_s)]r_d + I_dR_s \\ &= (I_d + gmI_dR_s)r_d + I_dR_s \\ &= I_d r_d + gmI_dR_s r_d + I_dR_s \\ &= I_d [r_d + gmR_s r_d + R_s] \end{aligned}$$

$$\therefore Z_o' = \frac{V_o}{I_d} = \frac{I_d [r_d + gmR_s r_d + R_s]}{I_d} \quad \text{--- (3)}$$

(b)

$$\therefore \mu = gm r_d$$

$$\therefore Z_0' = r_d + M R_s + R_s = \underline{r_d + R_s(M+1)}$$


$$Z_0 = Z_0' \parallel R_D = \underline{[r_d + R_s(M+1)] \parallel R_D}$$

### 3. Voltage gain (A\_v)

$$A_v = \frac{V_o}{V_i}$$

\* W.K.T  $V_o = -I_d R_D$

. X. 2 MARK



\* Apply KVL to the output of this circuit.

$$(I_d - gm Vgs) r_d + I_d R_s + I_d R_D = 0 \quad \text{--- (1)}$$

W.K.T  $V_{gs} = V_{in} - I_d R_s \quad \text{--- (2)}$

sub (2) in (1)

$$[I_d - gm(V_i - I_d R_s)] r_d + I_d R_s + I_d R_D = 0$$

$$I_d r_d - gm V_i r_d + gm I_d R_s r_d + I_d R_s + I_d R_D = 0$$

$$I_d r_d + gm I_d R_s r_d + I_d R_s + I_d R_D = gm V_i r_d$$

$$I_d (r_d + gm R_s r_d + R_s + R_D) = gm V_i r_d$$

$$I_d = \frac{gm V_i r_d}{r_d + gm R_s r_d + R_s + R_D} \quad \text{--- (3)}$$

$$V_o = -I_d R_D$$

$$= \frac{-gm V_i r_d R_D}{r_d + gm R_s r_d + R_s + R_D}$$


$$\therefore A_v = \frac{V_o}{V_i} = \frac{\frac{-gm V_i r_d R_D}{r_d + gm R_s r_d + R_s + R_D}}{V_i} = \frac{-gm r_d R_D}{r_d [1 + gm R_s + \frac{R_s + R_D}{r_d}]}$$

$$A_v = \frac{-gm R_D}{1 + gm R_s + \frac{R_s + R_D}{r_d}}$$

$\therefore r_d \gg R_s + R_D$

$$\boxed{A_v = \frac{-gm R_D}{1 + gm R_s}} \quad \text{--- (4)}$$

#### 4. JFET with Voltage Divider Bias (Bypassed $R_s$ )



##### 1. Input Impedance ( $Z_i$ )

$$Z_i = R_{in} = R_1 \parallel R_2$$

##### 2. Output Impedance ( $Z_o$ )

$$Z_o = r_d \parallel R_D$$

if  $r_d \gg R_D$

$$Z_o \approx R_D$$

##### 3. Voltage Gain ( $A_v$ )


$$A_v = -g_m (r_d \parallel R_D)$$

if  $r_d \gg R_D$

$$A_v = -g_m R_D$$

\* Negative sign indicate the  $180^\circ$  phase shift between the input & output voltages.

#### 5. JFET with Voltage Divider Bias (Unbypassed $R_s$ )



### 1. Input Impedance ( $Z_i$ )

$$Z_i = R_{in} = R_1 \parallel R_2$$

### 2. Output Impedance ( $Z_o$ )


$$Z_o' = r_d + g_m R_s r_d + R_s \quad (\text{or}) \quad Z_o' = r_d + R_s (M+1)$$

$$Z_o = [r_d + g_m R_s r_d + R_s] \parallel R_D \quad (\text{or}) \quad Z_o = [r_d + R_s (M+1)] \parallel R_D$$

### 3. Voltage gain (AV)

$$AV = \frac{-g_m R_D}{1 + g_m R_s + \frac{R_s + R_D}{r_d}} \quad (\text{or}) \quad AV = \frac{g_m R_D}{1 + g_m R_s}$$

## 2. Common Drain circuit Analysis | Source Follower



### 1. JFET with Voltage divider bias

\* The output voltage developed across the source resistor ( $R_s$ ).

\* The External load ( $R_L$ ) is coupled to the Source Terminal & The gate voltage ( $V_{GS}$ ) is derived from  $V_{DD}$  by means of voltage divider resistors  $R_1$  &  $R_2$ .

\* No resistor is connected in series with the drain terminal & no source bypass capacitor is employed.

\*  $V_{GS}$  is constant & the source voltage is

$$V_S = V_{GS} + V_{GDS}$$

\* When an ac signal is applied to the gate via capacitor  $C_1$ , the  $V_{GS}$  is increased & decreased as the instantaneous level of the signal voltage raises & falls.

\*  $V_{GDS}$  remains substantially constant, so the  $V_S$  increases & decreases with the  $V_{GS}$ .