

UNIT-III

JFET and MOSFET Amplifiers

JFET Amplifiers

* It provides an excellent voltage gain (A_v) with the added advantage of a high input impedance (Z_i).

* For this reason JFETs are often preferred over BJTs for certain types of applications.

* There are 3 basic configurations

1. Common Source
2. Common Drain (source follower)
3. Common Gate

* 2 Mark

* The difference between BJT & JFET configurations:

BJT	JFET
It controls large output current (I_c) by means of a relative small input current (I_b).	It controls large output current (I_D) by means of a small input voltage (V_g).

Small Signal Analysis of JFET Amplifiers

* The Drain to source current of JFET is controlled by gate to source voltage.


* The change in the drain current due to change in gate to source voltage can be determined using the transconductance factor g_m .

$$g_m = \frac{\Delta I_D}{\Delta V_{GS}}$$

* Another important parameter is drain resistance r_d .

$$r_d = \left. \frac{\Delta V_{DS}}{\Delta I_D} \right|_{V_{GS} = \text{constant}}$$

AC Equivalent Circuit :-




* 2 Mark

Fig: n-channel JFET - CS

- * The relation of $\frac{I_d}{V_{gs}}$ is included as current source $g_m V_{gs}$ connected from drain to source.
- * The input impedance is represented by the open circuit at its input terminal, since I_{in} is zero.
- * The Output impedance is represented by r_d from drain to source.


Approximate AC Equivalent circuit:-

- * When the value of external drain resistance R_D is very small as compared to the value of output impedance represented by r_d , it's possible to replace r_d by open circuit.



* 2 Mark

1. Common Source Circuit Analysis



=> * The input terminals are the Gate & Source, & the Output terminals are the Drain & the Source.

* So the source terminal is common to both input & output, & the circuit configuration is known as common source.




Fig: Voltage & current Wave forms

* For positive-going input signal (V_s) there is a 180° phase shift between the input & the output.


* An increase in V_s increases the V_{GS} . Thus raising the level of I_D & increasing the voltage drop across R_D .

* This produces a decrease in the level of V_D , which is capacitor coupled to the circuit output as a negative-going ac output voltage (V_o).

* Consequently, as V_s increases in a positive direction, V_o changes in negative direction.


* Consequently, when V_s changes in negative direction, the resultant decrease in V_{GS} reduces I_D & produces a positive-going output.

1. JFET with Fixed Bias - 2 Mark



* The coupling capacitors C_1 & C_2 which are used to isolate the d.c bias from the applied a.c signal and as short circuits for the ac analysis.

AC Equivalent Circuit:



* The circuit is drawn by replacing all capacitors & d.c supply voltage with short circuits.

1. Input Impedance (Z_i)


$$Z_i = R_G$$

2. Output Impedance (Z_o)

* It's The impedance measured looking from the output side with input voltage (V_i) is equal to zero.

* As $V_i = 0$

$V_{gs} = 0$ & hence $g_m V_{gs} = 0$



So The Output Impedance is

$$Z_o = R_D \parallel r_d$$

* if $r_d \gg R_D$ Then The output impedance is

$$Z_o \approx R_D$$

3. Voltage Gain (A_v)

$$A_v = \frac{V_{ds}}{V_{gs}} = \frac{V_o}{V_i}$$

$$V_o = -g_m V_{gs} (r_d \parallel R_D)$$

* W.K.T $V_i = V_{gs}$ Then

$$V_o = -g_m V_i (r_d \parallel R_D)$$

So


$$A_v = \frac{-g_m V_i (r_d \parallel R_D)}{V_i} = \boxed{-g_m (r_d \parallel R_D)}$$

* if $r_d \gg R_D$

$$A_v \approx -g_m R_D$$


* The negative sign indicate There is a phase shift of 180° between The input & output Voltages.

2. JFET with Self Bias (Bypassed R_s)



- * The coupling capacitors C_1 & C_2 which are used to isolate the dc biasing from applied ac signal act as short circuits, for ac analysis.
- * The Bypass capacitor C_S also act as a short circuit for ac analysis.

Ac Equivalent circuit:



- * It's drawn by replacing all capacitors & dc supply V_{DD} with short circuits.
- * This circuit is similar to ac equivalent circuit of Fixed bias.

1. Input Impedance (Z_i)

$$Z_i = R_G$$

2. Output Impedance (Z_o)

$$Z_o = r_d \parallel R_D$$

$$\text{if } r_d \gg R_D$$

$$Z_o \approx R_D$$

3. Voltage gain (A_v)


$$A_v = -g_m (r_d \parallel R_D)$$

$$\text{if } r_d \gg R_D$$

$$A_v \approx -g_m R_D$$

- * The negative sign indicate there is a 180° phase shift between input & output voltages.

3. JFET with Self Bias (Unbypassed R_s)



1. Input Impedance (Z_i)

$$Z_i = R_G$$

2. Output Impedance (Z_o)

$$Z_o = Z_o' \parallel R_D$$

Where

$$Z_o' = \left. \frac{V_o}{I_d} \right|_{V_i=0}$$

* Apply KVL to the Output circuit

$$V_o = (I_d - g_m V_{gs}) r_d + I_d R_s \quad \text{--- (1)}$$

* Apply KVL to the input circuit

$$V_{gs} = V_{in} - I_d R_s$$

$$\because V_{in} = 0$$

$$V_{gs} = -I_d R_s \quad \text{--- (2)}$$

sub eqn (2) in (1)

$$V_o = [I_d - g_m (-I_d R_s)] r_d + I_d R_s$$

$$= (I_d + g_m I_d R_s) r_d + I_d R_s$$

$$= I_d r_d + g_m I_d R_s r_d + I_d R_s$$

$$= I_d [r_d + g_m R_s r_d + R_s]$$

$$\therefore Z_o' = \frac{V_o}{I_d} = \frac{I_d [r_d + g_m R_s r_d + R_s]}{I_d}$$

$$\therefore \mu = g_m r_d$$

(6)

$$\therefore Z_o' = r_d + \mu R_s + R_s = \underline{r_d + R_s(\mu + 1)}$$

$$Z_o = Z_o' \parallel R_D = \underline{[r_d + R_s(\mu + 1)] \parallel R_D}$$


3. Voltage gain (A_v)

$$A_v = \frac{V_o}{V_i}$$

* 2 mark

* W.K.T

$$V_o = -I_d R_D$$



* Apply KVL to The Output of This circuit.

$$(I_d - g_m V_{gs})r_d + I_d R_s + I_d R_D = 0 \quad \text{--- (1)}$$

$$\text{W.K.T } V_{gs} = V_i - I_d R_s \quad \text{--- (2)}$$

Sub (2) in (1)

$$[I_d - g_m (V_i - I_d R_s)]r_d + I_d R_s + I_d R_D = 0$$

$$I_d r_d - g_m V_i r_d + g_m I_d R_s r_d + I_d R_s + I_d R_D = 0$$

$$I_d r_d + g_m I_d R_s r_d + I_d R_s + I_d R_D = g_m V_i r_d$$

$$I_d (r_d + g_m R_s r_d + R_s + R_D) = g_m V_i r_d$$

$$I_d = \frac{g_m V_i r_d}{r_d + g_m R_s r_d + R_s + R_D} \quad \text{--- (3)}$$

$$V_o = -I_d R_D$$

$$= \frac{-g_m V_i r_d R_D}{r_d + g_m R_s r_d + R_s + R_D}$$


$$\therefore A_v = \frac{V_o}{V_i} = \frac{-g_m V_i r_d R_D}{r_d + g_m R_s r_d + R_s + R_D} = \frac{-g_m r_d R_D}{r_d \left[1 + g_m R_s + \frac{R_s + R_D}{r_d} \right]}$$

$$A_v = \frac{-g_m R_D}{1 + g_m R_s + \frac{R_s + R_D}{r_d}}$$


$$\therefore r_d \gg R_s + R_D$$

$$\boxed{A_v = \frac{-g_m R_D}{1 + g_m R_s}} \quad \text{--- (4)}$$

4. JFET with Voltage Divider Bias (Bypassed R_s)



Ac Equivalent Circuit :-



* This is similar to JFET with fixed bias.

1. Input Impedance (Z_i)

$$Z_i = R_{in} = R_1 || R_2$$

2. Output Impedance (Z_o)

$$Z_o = r_d || R_D$$

if $r_d \gg R_D$

$$Z_o \approx R_D$$

3. Voltage Gain (A_v)


$$A_v = -g_m (r_d || R_D)$$

if $r_d \gg R_D$


$$A_v = -g_m R_D$$

* Negative sign indicates the 180° phase shift between the input & output voltages.

5. JFET with Voltage Divider Bias (Unbypassed R_s)



Ac Equivalent Circuit :-



This is similar to JFET with self bias (unbypassed R_s)

1. Input Impedance (Z_i)

$$Z_i = R_{G1} = R_1 \parallel R_2$$

2. Output Impedance (Z_o)

$$Z_o' = r_d + g_m R_s r_d + R_s \quad (\text{or}) \quad Z_o' = r_d + R_s (\mu + 1)$$

$$Z_o = [r_d + g_m R_s r_d + R_s] \parallel R_D \quad (\text{or}) \quad Z_o = [r_d + R_s (\mu + 1)] \parallel R_D$$


3. Voltage gain (A_v)

$$A_v = \frac{-g_m R_D}{1 + g_m R_s + \frac{R_s + R_D}{r_d}}$$

$$(\text{or}) \quad A_v = \frac{-g_m R_D}{1 + g_m R_s}$$

2. Common Drain circuit Analysis / Source Follower

1. JFET with Voltage divider bias



* The output voltage developed across the source resistor (R_s).

* The External load (R_L) is capacitively coupled to the source terminal & the gate voltage (V_{G1}) is derived from V_{DD} by means of voltage divider resistors R_1 & R_2 .

* No resistor is connected in series with the drain terminal & no source bypass capacitor is employed.

* V_{G1} is constant & the source voltage is

$$V_s = V_{G1} + V_{GS}$$

* When an ac signal is applied to the gate via capacitor C_1 , the V_{G1} is increased & decreased as the instantaneous level of the signal voltage raises & falls.

* V_{GS} remains substantially constant, so the V_s increases & decreases with the V_{G1} .