

SNS COLLEGE OF ENGINEERING

Kurumbapalayam (Po), Coimbatore – 641 107

An Autonomous Institution

Accredited by NBA – AICTE and Accredited by NAAC – UGC with 'A' Grade Approved by AICTE, New Delhi & Affiliated to Anna University, Chennai

DEPARTMENT OF ELECTRICAL AND ELECTRONICS ENGINEERING

PIC16F877-Addressing Modes

Dr.G.Arthy Assistant Professor Department of EEE SNS College of Engineering PIC16F877 Addressing modes/Dr.G.Arthy/EEE/SNSCE







- 1. Immediate addressing mode
- 2. Register operand addressing mode
- 3. Memory operand addressing mode
- 4. Direct addressing
- 5. Indirect addressing.





The operand is a number or constant not an address.

Example: MOVLW 32h ADDLW 12h





The operand is a Register which holds the data to be executed.

Example: CLR W





The operand is an address of Memory location which holds the data to be executed.

Example: CLRF 13h



Direct Addressing



- ✓ Direct Addressing is done through a 9-bit address.
- \checkmark This address is obtained by connecting 7th bit of direct address.
- \checkmark By using an instruction with two bits (RP1, RP0) from STATUS register



Indirect Addressing





- \checkmark It does not take an address from an instruction.
- \checkmark But it derives from IRP bit of STATUS and FSR registers.
- ✓ Addressed location is accessed through INDF register.





Example

ADDWF INDF





Uses a series of "Special Function Registers" for controlling peripherals and PIC behaviours.

✓ STATUS→ Bank select bits, ALU bits (zero, borrow, carry)
 ✓ INTCON → Interrupt control: interrupt enables, flags, etc.
 ✓ OPTION_REG → contains various control bits to
 configure the TMR0 prescaler/WDT postscaler ,the
 External INT Interrupt, TMR0 and the weak pullups on PORTB



DATA MEMORY

A	File Address	A	File ddress	,	File Address		File Address
ndirect addr.(*)	00h	Indirect addr.(*)	80h	Indirect addr.(*)	100h	Indirect addr.(*)	180h
TMR0	01h	OPTION REG	81h	TMR0	101h	OPTION REG	181h
PCL	02h	PCL	82h	PCL	102h	PCL	182h
STATUS	03h	STATUS	83h	STATUS	103h	STATUS	183h
FSR	04h	FSR	84h	FSR	104h	FSR	184h
PORTA	05h	TRISA	85h		105h		185h
PORTB	06h	TRISB	86h	PORTB	106h	TRISB	186h
PORTC	07h	TRISC	87h		107h		187h
PORTD ⁽¹⁾	08h	TRISD ⁽¹⁾	88h		108h		188h
PORTE ⁽¹⁾	09h	TRISE ⁽¹⁾	89h		109h		189h
PCLATH	0Ah	PCLATH	8Ah	PCLATH	10Ah	PCLATH	18Ah
INTCON	0Bh	INTCON	8Bh	INTCON	10Bh	INTCON	18Bh
PIR1	0Ch	PIE1	8Ch	EEDATA	10Ch	EECON1	18Ch
PIR2	ODh	PIE2	8Dh	EEADR	10Dh	EECON2	18Dh
TMR1L	OEh	PCON	8Eh	EEDATH	10Eh	Reserved ⁽²⁾	18Eh
TMR1H	OFh		8Fh	EEADRH	10Fh	Reserved ⁽²⁾	18Fh
T1CON	10h		90h		110h		190h
TMR2	11h	SSPCON2	91h		111h		191h
T2CON	12h	PR2	92h		112h		192h
SSPBUF	13h	SSPADD	93h		113h		193h
SSPCON	14h	SSPSTAT	94h		114h		194h
CCPR1L	15h		95h		115h		195h
CCPR1H	16h		96h		116h		196h
CCP1CON	17h		97h	Purpose	117h	Purpose	197h
RCSTA	18h	TXSTA	98h	Register	118h	Register	198h
TXREG	19h	SPBRG	99h	16 Bytes	119h	16 Bytes	199h
RCREG	1Ah		9Ah		11Ah		19Ah
CCPR2L	1Bh		9Bh		11Bh		19Bh
CCPR2H	1Ch		9Ch		11Ch		19Ch
CCP2CON	1Dh		9Dh		11Dh		19Dh
ADRESH	1Eh	ADRESL	9Eh		11Eh		19Eh
ADCON0	1Fh	ADCON1	9Fh		11Fh		19Fh
	20h		A0h		120h		1A0h
General Purpose Register		General Purpose Register 80 Bytes		General Purpose Register 80 Bytes		General Purpose Register 80 Bytes	
96 Bytes	.	50 2,000	EFh		16Fh		1EFh
	7Eh	accesses 70h-7Fh	FOh	accesses 70h-7Fh	170h 17Eb	accesses 70h - 7Fh	1F0h
Bank 0		Bank 1		Bank 2		Bank 3	



Unimplemented data memory locations, read as '0'.
 * Not a physical register.

Note 1: These registers are not implemented on the PIC16F876.

2: These registers are reserved, maintain these registers clear.

TABLE 2-1: SPECIAL FUNCTION REGISTER SUMMARY



Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR
Bank 0	ank 0									
00h ⁽³⁾	INDF	Addressing	g this locatio	n uses conte	nts of FSR to	address data	a memory (no	t a physical r	register)	0000 0000
01h	TMR0	Timer0 Mo	dule Registe	ar -						XXXX XXXX
02h ⁽³⁾	PCL	Program C	Counter (PC)	Least Signifi	cant Byte	•			•	0000 0000
03h ⁽³⁾	STATUS	IRP	RP1	RP0	то	PD	z	DC	С	0001 1xxx
04h ⁽³⁾	FSR	Indirect Da	ata Memory /	Address Poin	ter					XXXXX XXXXX
05h	PORTA			PORTA Dat	a Latch whe	n written: POF	RTA pins when	n read		0x 0000
06h	PORTB	PORTB Da	ata Latch wh	en written: P	ORTB pins v	hen read				XXXX XXXX
07h	PORTC	PORTC D	ata Latch wh	en written: P	ORTC pins v	vhen read				303000 203000
08h ⁽⁴⁾	PORTD	PORTD D	ata Latch wh	en written: P	ORTD pins v	when read				XXXX XXXX
09h ⁽⁴⁾	PORTE		_				RE2	RE1	RE0	
0Ah ^(1,3)	PCLATH				Write Buffer	for the upper	5 bits of the F	Program Cou	unter	0 0000
0Bh ⁽³⁾	INTCON	GIE	PEIE	TOIE	INTE	RBIE	TOIF	INTE	RBIF	0000 000x
0Ch	PIR1	PSPIF ⁽³⁾	ADIF	RCIF	TXIE	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000
0Dh	PIR2		(5)	1	EEIF	BCLIF			CCP2IF	-r-0 00
0Eh	TMR1L	Holding re	Holding register for the Least Significant Byte of the 16-bit TMR1 Register							
0Fh	TMR1H	Holding re	Holding register for the Most Significant Byte of the 16-bit TMR1 Register							XXXX XXXX
10h	T1CON			T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR10N	00 0000
11h	TMR2	Timer2 Mo	dule Registe	ar 🛛						0000 0000
12h	T2CON		TOUTPS3	TOUTPS2	TOUTPS1	TOUTPS0	TMR2ON	T2CKPS1	T2CKPS0	-000 0000
13h	SSPBUF	Synchrono	us Serial Po	rt Receive B	uffer/Transm	it Register				XXXX XXXX
14h	SSPCON	WCOL	SSPOV	SSPEN	CKP	SSPM3	SSPM2	SSPM1	SSPM0	0000 0000
15h	CCPR1L	Capture/C	ompare/PWI	A Register1	(LSB)					300000 303000
16h	CCPR1H	Capture/C	ompare/PWI	M Register1	(MSB)					****
17h	CCP1CON		_	CCP1X	CCP1Y	CCP1M3	CCP1M2	CCP1M1	CCP1M0	00 0000
18h	RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	0000 000x
19h	TXREG	USART Tr	USART Transmit Data Register							
1Ah	RCREG	USART Receive Data Register							0000 0000	
1Bh	CCPR2L	Capture/C	Capture/Compare/PWM Register2 (LSB)							XXXX XXXX
1Ch	CCPR2H	Capture/C	ompare/PWI	M Register2	(MSB)					XXXXX XXXXX
1Dh	CCP2CON			CCP2X	CCP2Y	CCP2M3	CCP2M2	CCP2M1	CCP2M0	00 0000
1Eh	ADRESH	A/D Result	A/D Result Register High Byte							
1Fh	ADCON0	ADCS1	ADCS0	CHS2	CHS1	CHS0	GO/DONE	_	ADON	0000 00-0

MSTRU



TABLE 2-1: SPECIAL FUNCTION REGISTER SUMMARY (CONTINUED)

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR
Bank 1										
80h ⁽³⁾	INDF	Addressing	g this locatio	n uses conte	nts of FSR to	address dat	a memory (not	t a physical r	egister)	0000 0000
81h	OPTION_REG	RBPU	INTEDG	TOCS	TOSE	PSA	PS2	PS1	PS0	1111 1111
82h ⁽³⁾	PCL	Program C	Counter (PC)	Least Signif	icant Byte					0000 0000
83h ⁽³⁾	STATUS	IRP	RP1	RP0	TO	PD	z	DC	С	0001 1xxx
84h ⁽³⁾	FSR	Indirect Da	ita Memory /	Address Poir	nter					XXXX XXXX
85h	TRISA	_		PORTA Dat	ta Direction R	legister				11 1111
86h	TRISB	PORTB Da	ata Direction	Register						1111 1111
87h	TRISC	PORTC D	ata Direction	Register						1111 1111
88h ⁽⁴⁾	TRISD	PORTD D	ata Direction	Register						1111 1111
89h ⁽⁴⁾	TRISE	IBF	OBF	IBOV	PSPMODE	_	PORTE Data	Direction Bi	its	0000 -111
8Ah ^(1,3)	PCLATH	_	-	_	Write Buffer	for the upper	r 5 bits of the F	Program Cou	unter	0 0000
8Bh ⁽³⁾	INTCON	GIE	PEIE	TOIE	INTE	RBIE	TOIF	INTE	RBIF	0000 000x
8Ch	PIE1	PSPIE ⁽²⁾	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000
8Dh	PIE2	_	(5)	-	EEIE	BCLIE	-	_	CCP2IE	-r-0 00
8Eh	PCON	_		_	_	_	_	POR	BOR	qq
8Fh	_	Unimplem	Unimplemented							_
90h	_	Unimpleme	ented							_
91h	SSPCON2	GCEN	ACKSTAT	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN	0000 0000
92h	PR2	Timer2 Pe	riod Register	-	-	-	-	-	-	1111 1111
93h	SSPADD	Synchrono	us Serial Po	rt (I ² C mode) Address Re	gister	_	_	_	0000 0000
94h	SSPSTAT	SMP	CKE	D/A	P	S	R/W	UA	BF	0000 0000
95h	_	Unimpleme	ented							_
96h	_	Unimplem	ented							_
97h	_	Unimplemented							_	
98h	TXSTA	CSRC	TX9	TXEN	SYNC	_	BRGH	TRMT	TX9D	0000 -010
99h	SPBRG	Baud Rate	Baud Rate Generator Register							0000 0000
9Ah	_	Unimplemented								_
9Bh	_	Unimplemented						_		
9Ch	_	Unimplem	ented							_
9Dh	_	Unimplem	ented							_
9Eh	ADRESL	A/D Result	t Register Lo	w Byte						XXXXX XXXXX
9Fh	ADCON1	ADFM	_	_	_	PCFG3	PCFG2	PCFG1	PCFG0	0 0000

File Address	Register Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit2	Bit 1	Bit 0	Value on Power-On Reset	Value on Other Resets
				B	ank ()					
0x00	<u>INDF</u>	Uses	contents of F	SR to a	ddress dat	a memory (not a phy	sical reg	ister)		
0x01	TMR0		8	8-bit re	al-time	clock/cou	inter			XXXX XXXX	uuuu uuuu
0x02	PCI	Le	ast Signifi	icant 8	bits of t	he Progra	ım Cour	nter (P	C)	0000 0000	0000 0000
0x02		b7	b6	b5	<u>b4</u>	<u>b3</u>	b2	b1	b0	0000 0000	0000 0000
0x03	<u>STATUS</u>	IRP	RP1	RP0	TO	PD	Z	DC	С	0001 1xxx	000q quuu
0x04	<u>FSR</u>		Indire	ct data	memor	y address	pointer	0		XXXX XXXX	uuuu uuuu
0x05	PORTA	-	-	-	RA4/ T0CKI	RA3	RA2	RA1	RA0	x xxxx	u uuuu
0x06	PORTB	RB7	RB6	RB5	RB4	RB3	RB2	RB1	RB0	xxxx xxxx	uuuu uuuu
0x0 7	Unimplemented	Unimplemented location, read as '0									
0x08	EEDATA		EEPROM data register						XXXX XXXX	uuuu uuuu	
0x09	EEADR		EEPROM address register						XXXX XXXX	uuuu uuuu	
					Most Significant 5 Bits of the PC			0.0000	0.0000		
UXUA	<u>rclain</u>	-	-	-	b12	b11	b10	b9	b8	0 0000	0 0000
0x0B	<u>INTCON</u>	GIE	EEIE	T0IE	INT E	RBIE	T0IF	INTF	RBIF	0000 000x	0000 000u
				B	ank 1						
0x80	<u>INDF</u>	Uses (contents of F	SR to a	ddress dat	a memory (not a phy	sical reg	ister)		
0x81	<u>OPTION</u>	RBPU	INTEDG	T0CS	TOSE	PSA	PS2	PS1	PS0	1111 1111	1111 1111
0x82	PCL	Le	ast Signifi	icant 8	bits of t	he <u>Prog</u> ra	ım Cour	nter (P	C)	0000 0000	0000 0000
0x83	STATUS	IRP	RP1	RP0	TO	PD	Z	DC	С	0001 1xxx	000q quuu
0x84	<u>FSR</u>		Indire	ect data	memor	y address	pointer	0		XXXX XXXX	uuuu uuuu
0x85	TRISA	-	-	-	POI b4	RTA data	direction	n regis	ter b0	1 1111	1 1111
0x86	TRISB	b7	P b6	ORTB	data dii b4	ection reg	gister b2	b1	b0	1111 1111	1111 1111
0x8 7	Unimplemented		Uni	mplem	ented lo	cation, re	ad as '0				
0x88	EECON1	-	-	-	EEIF	WRERR	WREN	WR	RD	0 x000	0 q000
0x89	EECON2	EF	EPROM co	ontrol	register	2 (not a p	hysical	registe	r)		
					Mart	C1		<u>f</u> 41	DC		





How Registers are called?







Special Function Registers STATUS Register



					<u> </u>						
	IRP	RP1	RP0	TO	PD	Z	DC	С			
	bit 7				-			bit 0			
bit	7	IRP: Register	r Bank Sele	ect bit (used	for indirect ad	ldressing)					
		1 = Bank 2, 3 0 = Bank 0, 1	3 (100h-1FF (00h-FFh)	h)							
bit	6-5	RP1:RP0: Re	egister Ban	k Select bit	s (used for dire	ect address	sing)				
		11 = Bank 3 10 = Bank 2 01 = Bank 1 00 = Bank 0 Each bank is	(180h-1FF) (100h-17F) (80h-FFh) (00h-7Fh) 128 bytes.	ר) ו)							
bit	4	TO: Time-out	bit								
	1 = After power-up, CLRWDT instruction or SLEEP instruction 0 = A WDT time-out occurred										
bit 3 PD: Power-down bit											
 1 = After power-up or by the CLRWDT instruction 0 = By execution of the SLEEP instruction 											
bit	2	Z: Zero bit									
		1 = The resul 0 = The resul	lt of an arith It of an arith	nmetic or lo nmetic or lo	gic operation is gic operation is	s zero s not zero					
bit	1	DC: Digit car	ry/ borrow b he polarity i	it (ADDWF, <i>I</i> is reversed)	ADDLW,SUBLW)	, SUBWF in	structions)				
		1 = A carry-o 0 = No carry-	ut from the out from th	4th low ord e 4th low o	ler bit of the re rder bit of the r	sult occurr esult	ed				
bit	0	C: Carry/borr 1 = A carry-o 0 = No carry-	ow bit (ADI ut from the out from th	WF, ADDLW Most Signi e Most Sigi	, SUBLW , SUBW ficant bit of the nificant bit of th	F instruct result occ	ions) :urred :curred				

PIC16F877 Addressing modes/Dr.G.Arthy/EEE/SNSCE



Special Function Registers SFR-INTCON Register



	GIE	PEIE	TMR0IE	INTE	RBIE	TMR0IF	INTF	RBIF
	bit 7							bit 0
bit 7	GIE: (Global Interr	upt Enable I	oit				
	1 = E	nables all un	masked inte	errupts				
	0 = D	isables all in	terrupts					
bit 6	PEIE:	Peripheral	Interrupt Ena	able bit				
	1 = E 0 = D	nables all un isables all pe	nmasked per eripheral inte	ipheral inter errupts	rrupts			
bit 5	TMRC	DIE: TMR0 C	verflow Inte	rrupt Enable	e bit			
	1 = E	nables the T	MR0 interru	pt				
	0 = D	isables the T	rMR0 interru	ipt				
bit 4	INTE:	RB0/INT Ex	xternal Inter	upt Enable	bit			
	1 = E	nables the R	RB0/INT exte	ernal interru	pt			
	0 = D	isables the H	RB0/INT ext	ernal interru	pt			
bit 3	RBIE	RB Port Ch	ange Interru	ipt Enable b	bit			
	1 = E	nables the R	RB port chan	ge interrupt				
hit 2			verflow Inte	rrunt Elaa bi	it			
	1 – TI	MR0 registe	r bas overflo	wed (must	he cleared ir	software)		
	0 = TI	MR0 registe	r did not ove	rflow	be cleared in	i sonware)		
bit 1	INTF:	RB0/INT Ex	cternal Interr	upt Flag bit				
	1 = TI	he RB0/INT	external inte	errupt occurr	red (must be	cleared in s	software)	
	0 = TI	he RB0/INT	external inte	errupt did no	ot occur			
bit 0	RBIF:	RB Port Ch	ange Interru	ipt Flag bit				
	1 = A tř (1	t least one o ne bit. Read must be clea	of the RB7:R ing PORTB ared in softw	B4 pins cha will end the are).	anged state; e mismatch o	a mismatch condition an	condition w d allow the	ill continue to s bit to be clear
	0 = N	lone of the F	RB7:RB4 pin	is have chai	nged state			



Special Function Registers PIC Peripherals: Ports (Digital I/O)



- Ports are basically digital I/O pins which exist in all PICs
- The PIC16F877A have the following ports:
 - PORT A has 6 bit wide, Bidirectional
 - PORT B,C,D have 8 bit wide, Bidirectional
 - PORT E has 3 bit wide, Bidirectional
- Ports have 2 control registers
 - TRISx sets whether each pin is an input (1) or output (0)
 - PORTx sets their output bit levels or contain their input bit levels
- Pin functionality "overloaded" with other features
- Most pins have 25mA source/sink thus it can drive LEDs directly



Stack & Subroutine



Instructions for subroutine and stack:

call k:

- Call subroutine.
- k: literal field.
- the function:
 - 1. Jump to the subroutine after call.
 - 2. Add 1 to PC and save the result in stack.
 - 3. No change in flags.
 - 4. Has 2 cycles.





Stack & Subroutine



Instructions for subroutine and stack:

return -:

- Return from subroutine.
- No operand.
- the function:
 - 1. Return without any condition from the subroutine.
 - 2. Upload the final value of the PC was saved in stack.
 - 3. No change in flags.
 - 4. Has 2 cycles.





INPUT/OUTPUT PORTS







Interrupts sources in the PIC 16F877



Interrupt Source	Interrupt trigger event	CCS C Interrupt label						
	TIMERS							
Timer 0	Timer 0 register overflow	INT_TIMER0						
Timer 1	Timer 1 register overflow	INT_TIMER1						
CCP 1	Timer 1 capture or compare detected	INT_CCP1						
Timer 2	Timer 2 register overflow	INT_TIMER2						
CCP2	Timer 2 capture or compare detected	INT_CCP2						
PORTS								
RB0/INT pin	Change on single pin RB0	INT_EXT						
Port B pins	Change on any of four pins RB4 – RB7	INT_RB						
Parallel Slave Port	Data received at PSP (write input active)	INT_PSP						
Analog Converter	A/D conversion completed	INT_AD						
Analog Comparator	Voltage compare true	INT_COMP						
SERIAL								
UART Serial Port	Received data available	INT_RDA						
UART Serial Port	Transmit data buffer empty	INT_TBE						
SPI Serial Port	Data transfer completed (read or write)	INT_SSP						
I2C Serial Port	Interface activity detected	INT_SSP						
I2C Serial Port	Bus collision detected	INT_BUSCOL						
MEMORY								
EEPROM	Non-volatile data memory write complete	INT EEPROM						