

SNS COLLEGE OF ENGINEERING



Kurumbapalayam (Po), Coimbatore – 641 107

An Autonomous Institution

Accredited by NBA – AICTE and Accredited by NAAC – UGC with 'A' Grade Approved by AICTE, New Delhi & Affiliated to Anna University, Chennai

DEPARTMENT OF ELECTRICAL AND ELECTRONICS ENGINEERING

ARM-Pipelining

Dr.G.Arthy
Assistant Professor
Department of EEE
SNS College of Engineering



ARE YOU USING THIS? (RECAP)







RECAP



ARM Features

ARM Architecture


ARM Registers



PIPELINING



Storing and prioritizing instructions.





WHY PIPELINING?



Improves the efficiency

Pipelining in ARM boosts execution speed.



HOW PIPELINING WORKS?



LD R1 <- A ADD R5, R3, R4 LD R2 <- B SUB R8, R6, R7 ST C <- R5

5 stage pipeline:

Fetch – Decode – Read – Execute - Write

Non-pipelined processor: 25 cycles = number of instrs (5) * number of stages (5)

F D R E W

F D R E W F D R E

F D R E W

W

Pipelined processor: 9 cycles = start-up latency (4) + number of instrs (5)


F R Ε W D Draining the pipeline D R Ε W F R Ε W D W Filling the pipeline D R Ε W F




PIPELINE STAGES




- ARM implements different pipeline stages in its architectures.
 - ARM 7- 3 stage Pipeline



ARM 9- 5 stage Pipeline




■ ARM 10- 6 stage Pipeline





PIPELINING IN ARM 7















HAZARDS




Data Hazards

Instruction Hazards



DATA HAZARDS








INSTRUCTION HAZARD





(b) Branch address computed in Decode stage



IMPROVING EFFICIENCY



Shift_left	R1
Decrement	R2
Branch=0	LOOP
Add	R1,R3
	Decrement Branch=0

(a) Original program loop

LOOP	Decrement	R2
	Branch=0	LOOP
	Shift_left	R1
NEXT	Add	R1,R3

(b) Reordered instructions



ASSESSMENT



- 1.How many stages of pipelining was there in ARM 9? a) 3 b)5 c)7 d)None
- 2. List the types of Hazards in pipelining.

