



SNS COLLEGE OF ENGINEERING

Kurumbapalayam (Po), Coimbatore – 641 107

An Autonomous Institution

Accredited by NBA – AICTE and Accredited by NAAC – UGC with 'A' Grade
Approved by AICTE, New Delhi & Affiliated to Anna University, Chennai

DEPARTMENT OF ELECTRICAL AND ELECTRONICS ENGINEERING

ARM-Registers

Dr.G.Arthy
Assistant Professor
Department of EEE
SNS College of Engineering



ARE YOU USING THIS?



Toshiba PD RM4



Lexmark Z52
Color Jetprinter



InCard MoKard



BOSCH



SONICblue RIO Digital Audio



EXFO FTB-100



Creative Nomad
Jukebox



Intel Pocket Concert



Wherify GPS
watch



Galileo Communicator



D-Link Wireless LAN



Zoom Cable
Modem



Alcatel ADSL
Modem



Efficient Networks
ADSL Router



Alcatel Speed
Touch Wireless



G.Mate Yopy



Nokia Communicator



Compaq iPAQ



Ericsson
T68



Trium
Eclipse



Sendo Z100



Nokia 8310



REGISTERS



- ARM processors have 37 registers.
- The registers are arranged in partially overlapping banks.
- There is a different register bank for each processor mode.
- The banked registers give rapid context switching for dealing with processor exceptions and privileged operations.



REGISTERS



- Thirty general-purpose registers (32 bit each)
- The Program Counter (PC)
- The Application Program Status Register (APSR)
- Saved Program Status Registers (SPSRs).
- Current Program Status Registers (CPSRs).



ARM-OPERATING MODES



Mode	Privileged	Purpose
User	No	Normal operating mode for most programs (tasks)
Fast Interrupt (FIQ)	Yes	Used to handle a high-priority (fast) interrupt
Interrupt (IRQ)	Yes	Used to handle a low-priority (normal) interrupt
Supervisor	Yes	Used when the processor is reset, and to handle the software interrupt instruction swi
Abort	Yes	Used to handle memory access violations
Undefined	Yes	Used to handle undefined or unimplemented instructions
System	Yes	Uses the same registers as User mode

Table 1: ARM Processor Operating Modes



EXECUTION MODES




- A **privileged execution** has access to all resources.
- **Unprivileged execution** limits or excludes access to some resources.



REGISTERS

Privileged Modes



User	System	Supervisor	Abort	Undefined	Interrupt	Fast interrupt
<i>r0</i>	<i>r0</i>	<i>r0</i>	<i>r0</i>	<i>r0</i>	<i>r0</i>	<i>r0</i>
<i>r1</i>	<i>r1</i>	<i>r1</i>	<i>r1</i>	<i>r1</i>	<i>r1</i>	<i>r1</i>
<i>r2</i>	<i>r2</i>	<i>r2</i>	<i>r2</i>	<i>r2</i>	<i>r2</i>	<i>r2</i>
<i>r3</i>	<i>r3</i>	<i>r3</i>	<i>r3</i>	<i>r3</i>	<i>r3</i>	<i>r3</i>
<i>r4</i>	<i>r4</i>	<i>r4</i>	<i>r4</i>	<i>r4</i>	<i>r4</i>	<i>r4</i>
<i>r5</i>	<i>r5</i>	<i>r5</i>	<i>r5</i>	<i>r5</i>	<i>r5</i>	<i>r5</i>
<i>r6</i>	<i>r6</i>	<i>r6</i>	<i>r6</i>	<i>r6</i>	<i>r6</i>	<i>r6</i>
<i>r7</i>	<i>r7</i>	<i>r7</i>	<i>r7</i>	<i>r7</i>	<i>r7</i>	<i>r7</i>
<i>r8</i>	<i>r8</i>	<i>r8</i>	<i>r8</i>	<i>r8</i>	<i>r8</i>	<i>r8_fiq</i>
<i>r9</i>	<i>r9</i>	<i>r9</i>	<i>r9</i>	<i>r9</i>	<i>r9</i>	<i>r9_fiq</i>
<i>r10</i>	<i>r10</i>	<i>r10</i>	<i>r10</i>	<i>r10</i>	<i>r10</i>	<i>r10_fiq</i>
<i>r11</i>	<i>r11</i>	<i>r11</i>	<i>r11</i>	<i>r11</i>	<i>r11</i>	<i>r11_fiq</i>
<i>r12</i>	<i>r12</i>	<i>r12</i>	<i>r12</i>	<i>r12</i>	<i>r12</i>	<i>r12_fiq</i>
<i>r13 sp</i>	<i>r13 sp</i>	<i>r13_svc</i>	<i>r13_abt</i>	<i>r13_und</i>	<i>r13_irq</i>	<i>r13_fiq</i>
<i>r14 lr</i>	<i>r14 lr</i>	<i>r14_svc</i>	<i>r14_abt</i>	<i>r14_und</i>	<i>r14_irq</i>	<i>r14_fiq</i>
<i>r15 pc</i>	<i>r15 pc</i>	<i>r15 pc</i>	<i>r15 pc</i>	<i>r15 pc</i>	<i>r15 pc</i>	<i>r15 pc</i>
<i>cpsr</i>	<i>cpsr</i>	<i>cpsr</i>	<i>cpsr</i>	<i>cpsr</i>	<i>cpsr</i>	<i>cpsr</i>
–	–	<i>spsr_svc</i>	<i>spsr_abt</i>	<i>spsr_und</i>	<i>spsr_irq</i>	<i>spsr_fiq</i>

Banked register



LINK REGISTER

- r14 or lr – In user mode, used as a link register to store the return address when a subroutine call is made.
- r14 or lr – In exception mode, lr holds the return address for the exception, or a subroutine return address if subroutine calls are executed within an exception.



PROGRAM COUNTERS



- Program Counter is accessed as pc (or r15).
- It is incremented by one word (four bytes) for each instruction.
-
- Branch instructions load the destination address into pc.



Application Program Status Register (APSR)



- APSR holds copies of the Arithmetic Logic Unit (ALU) status flags.
- They are used to determine whether conditional instructions are executed or not.



Saved Program Status Registers (SPSRs)



- The SPSRs are used to store the CPSR when an exception is taken.
- User mode and System mode do not have an SPSR because they are not exception handling modes.



Current Program Status Register (CPSR)



The CPSR holds:


- The APSR flags
- The current processor mode
- Interrupt disable flags
- Current processor state (ARM, Thumb, or Jazelle)



Current Program Status Register (CPSR)



- CPSR to monitor and control internal operations.
- The CPSR is a dedicated 32-bit register and resides in the register file.






Current Program Status Register (CPSR)



- N – Negative result from ALU.
- Z – Zero result from ALU.
- C – ALU operation Carry out.
- V – ALU operation oVerflowed.
- Q – cumulative saturation (also described as sticky).
- J – indicates whether the core is in Jazelle state.
- GE – used by some SIMD instructions.
- IT [7:2] – If-Then conditional execution of Thumb-2 instruction groups.
- E bit controls load/store endianness.
- A bit disables asynchronous aborts.
- I bit disables IRQ.
- F bit disables FIQ.
- T bit – indicates whether the core is in Thumb state.
- M[4:0] – specifies the processor mode





EXCEPTIONS

