## SNS COLLEGE OF ENGINEERING

Kurumbapalayam (PO), Coimbatore - 641107
Accredited by NAAC-UGC with 'A' Grade
Approved by AICTE, Recognized by UGC \& Affiliated to Anna University, Chennai

## DEPARTMENT OF INFORMATION TECHNOLOGY <br> COURSE NAME: 19IT301 COMPUTER ORGANIZATION AND ARCHITECTURE

II YEAR/ III SEM
Unit 2 : ARITHMETIC OPERATIONS
Topic 1: Addition and subtraction of signed
numbers

Binary, signed interger representation

| $b_{3} b_{2} b_{1} b_{0}$ | Sign and <br> Magnitude | 2's Complement $^{\prime 2}$ |  |  |  |
| :--- | :--- | :--- | :--- | :---: | :---: |
| 0 | 1 | 1 | 1 | +7 | +7 |
| 0 | 1 | 1 | 0 | +6 | +6 |
| 0 | 1 | 0 | 1 | +5 | +5 |
| 0 | 1 | 0 | 0 | +4 | +4 |
| 0 | 0 | 1 | 1 | +3 | +3 |
| 0 | 0 | 1 | 0 | +2 | +2 |
| 0 | 0 | 0 | 1 | +1 | +1 |
| 0 | 0 | 0 | 0 | +0 | +0 |
| 1 | 0 | 0 | 0 | -0 | -8 |
| 1 | 0 | 0 | 1 | -1 | -7 |
| 1 | 0 | 1 | 0 | -2 | -6 |
| 1 | 0 | 1 | 1 | -3 | -5 |
| 1 | 1 | 0 | 0 | -4 | -4 |
| 1 | 1 | 0 | 1 | -5 | -3 |
| 1 | 1 | 1 | 0 | -6 | -2 |
| 1 | 1 | 1 | 1 | -7 | -1 |

## Logic specification for a stage of binary addition

At the $t^{\text {th }}$ stage:
Input:
$c_{i}$ is the carry-in
Output:
$s_{i}$ is the sum
$c_{i+1}$ carry-out to $(i+1)^{\text {st }}$ state

| $x$ | $y$ | Carry-in a | Sums | Carry-out $a_{+1}$ |
| :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 1 | 0 |
| 0 | 1 | 0 | 1 | 0 |
| 0 | 1 | 1 | 0 | 1 |
| 1 | 0 | 0 | 1 | 0 |
| 1 | 0 | 1 | 0 | 1 |
| 1 | 1 | 0 | 0 | 1 |
| 1 | 1 | 1 | 1 | 1 |

Example:

## Addition logic for a single stage



## m-bot Apple carry adder

- Cascade n-full adder (FA) blocks to form a n-bit adder.
- Carries propagate or ripple through this cascade, n-bit ripple carry adder.



## K n-bit adder

- K n-bit numbers can be added by cascading k n -bit adders

- Carry-in $c_{0}$ into the LSB position provides a convenient way to perform subtraction
- Each n-bit adder forms a block, so this is cascading of blocks.
- Carries ripple or propagate through blocks, Blocked Ripple Carry Adder


## Binary addition- subtraction logic network



- $X-Y$ is equivalent to adding 2's complement of $Y$ to $X$
- 2's complement is equivalent to 1 's complement +1
- $X-Y=X+Y+1$


## Detecting overflows

- Overflows can only occur when the sign of the two operands is the same.
- Overflow occurs if the sign of the result is different from the sign of the operands.
- Circuit to detect overflow can be implemented by the following logic expressions:

$$
\text { Overflow }=x_{n-1} y_{n-1} \bar{s}_{n-1}+\bar{x}_{n-1} \bar{y}_{n-1} s_{n-1}
$$

$$
\text { Overflow }=c_{n} \oplus c_{n-1}
$$

# Thank You 

