



#### SNS COLLEGE OF ENGINEERING

Kurumbapalayam(Po), Coimbatore – 641 107

#### **An Autonomous Institution**

Accredited by NAAC-UGC with 'A' Grade Approved by AICTE, Recognized by UGC & Affiliated to Anna University, Chennai

# UNIT 2 Serial communication Interface









#### TRANSMITTER (USART)

- Programmable chip designed for synchronous and asynchronous serial data transmission
- 28 pin DIP
- Coverts the parallel data into a serial stream of bits suitable for serial transmission.
- Receives a serial stream of bits and convert it into parallel data bytes to be read by a microprocessor.



#### **BLOCK DIAGRAM**



MPMC-8251/ ECE / SNSCE



### Five Sections



- Read/Write Control Logic
  - Interfaces the chip with MPU
  - Determine the functions according to the control word
  - Monitors data flow
- **Transmitter** 
  - Converts parallel word received from MPU into serial bits
  - Transmits serial bits over TXD line to a peripheral.
- Receiver
  - Receives serial bits from peripheral
  - Converts serial bits into parallel word
  - Transfers the parallel word to the MPU
- Data Bus Buffer- 8 bit Bidirectional bus.
- Modem Controller
  - · Used to establish data communication moderns over telephone line





### **Input Signals**

- CS Chip Select When this signal goes **low**, 8251 is selected by MPU for communication
- C/D Control/Data
   When this signal is high, the control register or status register is addressed
- When it is low, the data buffer is addressed
- Control and Status register is differentiated by WR and RD signals, respectively





- WR Write
  - writes in the control register or sends outputs to the data buffer.
- This connected to IOW or MEMW
- $\cdot$  RD Read
  - Either reads a status from status register or accepts data from the data buffer
  - This is connected to either IOR or MEMR
- RESET Reset
- CLK Clock
  - Connected to system clock
  - Necessary for communication with microprocessor.





- Control Register
  - -16-bit register
  - -This register can be accessed an output port when the C/D pin is high
- Status Register
  - -Checks ready status of a peripheral
- Data Buffer





## Transmitter Section

Accepts parallel data and converts it into serial data

Two registers

- Buffer Register
- To hold eight bits
- Output Register

Converts eight bits into a stream of serial bits

Transmits data on TxD pin with appropriate framing bits(Start and Stop)





- TxD Transmit Data
  - Serial bits are transmitted on this line
- TxC Transmitter Clock
  - Controls the rate at which bits are transmitted
- TxRDY Transmitter Ready
  - Can be used either to interrupt the MPU or indicate the status
- TxE Transmitter Empty
  - Logic 1 on this line indicate that the output register is empty





## Receiver Section

Accepts serial data from peripheral and converts it into parallel data The section has two registers

- Input Register
- Buffer Register



# Signals Associated with Receiver Section



• RxD – Receive Data

Bits are received serially on this line and converted into parallel byte in the receiver input

- RxC Receiver Clock
- RxRDY Receiver Ready

It goes high when the USART has a character in the buffer register and is ready to transfer it to the MPU





#### Modem control

- The MODEM control unit allows to interface a MODEM to 8251A and to establish data communication through MODEM over telephone lines.
- This unit takes care of handshake signals for MODEM interface.
- The 825 1A can be either memory mapped or I/O mapped in the system.
- Using a 3-to-8 decoder generates the chip select signals for I/O mapped devices.
- The address lines A4, A5 and A6 are decoded to generate eight chip select signals (IOCS-0 to IOCS-7) and in this, the chip select signal IOCS-2 is used to select 8251A.





#### Signals Associated with Modem Control



- DSR- Data Set Ready
  - Normally used to check if the Data Set is ready when communicating with a modem
- •DTR Data Terminal Ready
  - device is ready to accept data when the 8251 is communicating with a modem.
- •RTS Request to send Data
  - the receiver is ready to receive a data byte from modem
- •CTS Clear to Send







There are two types of control word.


- 1. Mode instruction (setting of function)
- 2. Command (setting of operation)

#### 1) Mode Instruction


Mode instruction is used for setting the function of the 8251. Mode instruction will be in "wait for write" at either internal reset or external reset. That is, the writing of a control word after resetting will be recognized as a "mode instruction."

Items set by mode instruction are as follows:


- Synchronous/asynchronous mode
- Stop bit length (asynchronous mode)
- Character length
- Parity bit
- Baud rate factor (asynchronous mode)



#### Interfacing of 8255(PPI) with 8085 processor:



#### ☐ 8251 mode register



#### ☐ 8251 command register

EH	IR	RTS	ER	SBRK	RxE	DTR	TxE	command register
----	----	-----	----	------	-----	-----	-----	------------------

TxE: transmit enable \_\_\_\_

DTR: data terminal ready, DTR pin will be low

RxE: receiver enable \_\_\_\_

SBPRK: send break character, TxD pin will be low ER: error

reset \_\_\_\_\_

RTS: request to send, CTS pin will be low IR: internal

reset

EH: enter hunt mode (1=enable search for SYN character)

#### ☐ 8251 status register

DSR	SYNDET	FE	OE	PE	TXEMPTY	RxRDY	TxRDY
-----	--------	----	----	----	---------	-------	-------

status registe

TxRDY: transmit ready receiver

RxRDY: ready transmitter

TxEMPTY empty parity error

: PE: overrun error framing

OE: error

FE: sync. character

**SYNDET:** detected data set ready

DSR:





# Assessment

**USART - full form Advantages of serial communication** 





# THANK YOU