## UNIT II ARITHMETIC OPERATIONS

Addition and subtraction of signed numbers - Design of fast adders
Multiplication of positive numbers - Signed operand multiplication- fas multiplication - Integer division - Floating point numbers and operations


## Recap the previous Class

## +19



## Introduction

- Division is more complex than multiplication.
- Example: Typical values in Pentium-3 processor.
- Not easy to construct high-speed dividers.
- The ratios have not changed much in later processors.

| Instruction | Latency | qTgest |
| :--- | :---: | :---: |
| Load / Store | 3 | 1 |
| Integer Multiply | 4 | 1 |
| Integer Divide | 36 | 36 |
| Floating-point Add | 3 | 1 |
| Floating-point <br> Multiply | 5 | 2 |
| Floating-point Divide | 38 | 38 |

- Latency:
- M inimum delay after which the first result is obtained, starting from the time when the first se of inputs is applied.
- Cycles/Issue:
-Whenever a new set of inputs is applied to a functional unit (e.g. adder), it is called an issue.
-Pipelined implementation of arithmetic unit reduces the number of clock cycles between successive issues.
-For non-pipelined arithmetic units (e.g. divider), the number of clock cycles between successive issues is much higher.


## The Process of Integer Division

- In integer division, a divisor M and a dividend D are given.
-The objective is to find a third number Q , called the quotient, such that $\mathbf{D}=\mathbf{Q} \mathbf{x} \mathbf{M}+\mathbf{R}$ where $R$ is the remainder such that $0 \leq R<M$.
-The relationship $\mathrm{D}=\mathrm{Q} \times \mathrm{M}$ suggests that there is a close correspondence between division and multiplication.
-Dividend, quotient and divisor correspond to product, multiplicand and multiplier, respectively.
- One of the simplest division methods is the sequential digit-by-digit algorithm similar to that used in pencil-and-paper methods.

- In the example, the quotient $\mathrm{Q}=\mathrm{Q}_{0} \mathrm{Q}_{1} \mathrm{Q}_{2} \ldots$ is computed one bit at a time.
-At each step i , the divisor shifted i bits to the right (i.e. $2^{-\mathrm{i}} . \mathrm{M}$ ) is compared with the current partial remainder $\mathrm{R}_{\mathrm{i}}$.
-The quotient bit $Q_{i}$ is set to $0(1)$ if $2^{-i} . \mathrm{M}$ is greater than (less than) $\mathrm{R}_{\mathrm{i}}$,
-The new partial remainder $R_{i+1}$ is computed as:

$$
R_{i+1}=R_{i}-Q_{i} \cdot 2^{-i} \cdot M
$$

- M achine implementation:
- For hardware implementation, it is more convenient to shift the partial remainder to the left relative to a fixed divisor; thus

$$
\left.R_{i+1}=2 R_{i}-Q_{i} \cdot M \quad \text { (instead of } R_{i+1}=R_{i}-Q_{j} \cdot 2^{-i} \cdot M\right)
$$

- The final partial remainder is the required remainder shifted to the left, so that $R=2^{-3} \cdot R_{4}$



## Restoring Division: The Data Path



## Basic Steps

Repeat the following steps $n$ times:
a) Shift the dividend one bit at a time starting into register A.
b) Subtract the divisor M from this register A (trial subtraction).
c) If the result is negative (i.e. not going):

- Add the divisor M back into the register A (i.e. restoring back).
- Record 0 as the next quotient bit.
d) If the result is positive:

- Do not restore the intermediate result.
- Record 1 as the next quotient bit.

- Analysis:
- For n-bit divisor and n-bit dividend, we iterate $n$ times.
-Number of trial subtractions: n
-Number of restoring additions: $n / 2$ on the average
- Best case: 0
- Worst case: n


## A Simple Example: 8/3 for 4-bit representation ( $n=4$ )

| Initially: | $\begin{array}{lllll} 0 & 0 & 0 & 0 & 0 \\ 0 & 0 & 0 & 1 & 1 \end{array}$ | 1000 |
| :---: | :---: | :---: |
| Shift: | 0 0 0 0 1 | $000-$ |
| Subtract: |  |  |
| Set $Q_{0}$ : | (1) $1 \begin{array}{llll}1 & 1 & 1 & 0\end{array}$ |  |
| Restore: | 0 0 0 1 1 |  |
|  | $\begin{array}{lllll}0 & 0 & 0 & 0 & 1\end{array}$ | 0000 |
| Shift: | $\begin{array}{lllll}0 & 0 & 0 & 1 & 0\end{array}$ | $000=$ |
| Subtract: |  |  |
| Set $Q_{0}$ : | $\text { (1) } 1 \begin{array}{llll} 1 & 1 & 1 & 1 \end{array}$ |  |
| Restore: | 0 0 00011 |  |
|  | 0000010 | 0 |

Shift: $\quad 0 \quad 0 \quad 1 \quad 0 \quad 0 \quad 0 \quad 0 \quad 0 \quad-$ Subtract:
Set $\mathbf{Q}_{0}$ :
Shift:
$\begin{array}{llll}0 & 0 & 0 & 0 \\ 1 \\ 0 & 0 & 0 & 0\end{array} 0$
00


Subtract:
Set $\mathrm{Q}_{0}$ :
Restore:


Remainder
$00010=2$
Quotient $0010=2$

## Non-Restoring Division

The performance of restoring division algorithm can be improved by exploiting the following observation.

-In restoring division, what we do actually is:

- If $A$ is positive, we shift it left and subtract $M$.
- That is, we compute 2A-M.

Shift left means multiplying by 2 .

- If $A$ is negative, we restore is by doing $A+M$, shift it left, and then subtract $M$.
- That is, we compute $2(A+M)-M=2 A+M$.
- We can accordingly modify the basic division algorithm by eliminating the restoring step $\rightarrow$ NON-RESTORING DIVISION.


## Basic steps in non-restoring division:

a)Start by initializing register A to 0 , and repeat steps (b)-(d) n times.
b)If the value in register $A$ is positive,

- Shift A and Q left by one bit position.
- Subtract M from A.
c) If the value in register $A$ is negative,
- Shift $A$ and $Q$ left by one bit position.
- Add M to A.
C)If A is positive, set $\mathrm{Q}_{0}=1$; else, set $\mathrm{Q}_{0}=0$.
d)If $A$ is negative, add $M$ to $A$ as a final corrective step.


## Non-Restoring Division



## A Simple Example: $\mathbf{8 / 3}$ for $\mathrm{n}=\mathbf{4}$



## Data Path for Non-Restoring Division



## High Speed Dividers

- Some of the methods used to increase the speed of multiplication can also be modified to speed up division.
- High-speed addition and subtraction.
-High-speed shifting.
- Combinational array divider (implementing restoring division).
- The main difficulty is that it is very difficult to implement division in a pipeline to improve the performance.
-Unlike multiplication, where carry-save Wallace tree multipliers can be used for pipeline implementation.


## TEXT BOOK

Carl Hamacher, Zvonko Vranesic and Safwat Zaky, "Computer Organization", McGraw-Hill, 6th Edition 2012.

## REFERENCES

1. David A. Patterson and John L. Hennessey, "Computer organization and design", MorganKauffman ,Elsevier, 5th edition, 2014.
2.William Stallings, "Computer Organization and Architecture designing for Performance", Pearson Education 8th Edition, 2010
2. John P.Hayes, "Computer Architecture and Organization", McGraw Hill, 3rd Edition, 2002
3. M. Morris R. Mano "Computer System Architecture" 3rd Edition 2007
4. David A. Patterson "Computer Architecture: A Quantitative Approach", Morgan Kaufmann; 5th edition 2011

THANK YOU

