UNIT II ARITHMETIC OPERATIONS

Addition and subtraction of signed numbers – Design of fast adders –

Multiplication of positive numbers - Signed operand multiplication- fast

multiplication – Integer division – Floating point numbers and operations



Recall Unit I

- Functional units
- Basic operational concepts
- Bus Structures
- Performance
- Memory locations and addresses

- Memory operations
- Instruction and Instruction sequencing
- Addressing modes
- Assembly language





Basic Arithmetic Operation

Logical Operation



Representation





- Stands for Arithmetic and Logic Unit
- Performs Arithmetic (Add, Sub, . . .) and Logical (AND, OR, NOT) operations.
- John Von Neumann proposed the ALU in 1945 when he was working on EDVAC (Electronic Discrete Variable Automatic Computer)



Typical Schematic Symbol of an ALU



Basic Hardware Components

AND Gates, OR Gates, Inverters & Multiplexers

ALU control lines	Function
0000	AND
0001	OR
0010	add
0110	subtract
0111	set on less than
1100	NOR



Logic Gates

Name	N	OT		ANI)	1	IAN	D		OR			NOI	R		XOI	ł	X	KNO	R
Alg. Expr.		Ā		AB			\overline{AB}			A + I	3		$\overline{A+I}$	3		$A \oplus B$	3		$A \oplus I$	3
Symbol	<u>A</u>	≫_ <u>×</u>	A B	\supset	<u>×</u>		\supset)0—		\sum	\succ		\sum	≫–	:		\succ			≫-
Truth Table	A 0 1	X 1 0	B 0 0 1 1	A 0 1 0 1	X 0 0 1	B 0 0 1 1	A 0 1 0 1	X 1 1 1 0	B 0 0 1 1	A 0 1 0 1	X 0 1 1 1	B 0 0 1 1	A 0 1 0 1	X 1 0 0 0	B 0 0 1 1	A 0 1 0 1	X 0 1 1 0	B 0 0 1 1	A 0 1 0 1	X 1 0 1

1 Bit ALU

Data line and control Line



INSTITUTIONS



Logic specification for a stage of ^{10/18} Binary Addition





INP	UTS	OUTPUTS		
Α	B	SUM	CARRY	
0	0	0	0	
0	1	1	0	
1	0	1	0	
1	1	0	1	

VSTITUTION

Logic specification for a stage of ^{11/18} Binary Addition



INSTITUTIONS



	INPUTS	OUTPUT		
A	B	C-IN	C-OUT	S
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1

EXECUTION & OPERATION INSIDE PROCESSOR

12/18

32 BIT ALU



CarryIn CarryIn a0 -ALUO Result0 b0 CarryOut CarryIn a1 ALU1 Result1 b1 CarryOut CarryIn a2 ALU2 Result2 b2 -CarryOut CarryIn a31 ALU31 Result31 b31

Operation

Dr.B.Anuradha/ ASP / CSE / SEM 2 / COA

INSTITUTIONS

05-09-2022





Addition and Subtraction Logic Unit



NSTITUTIONS



n bit ripple carry adder



INSTITUTIONS

cascaded k n bit adders



INSTITUTIONS

Binary addition and subtraction^{17/18} logic network



INSTITUTIONS

Assessment

18/18



AND								
spin.	{		$\sim - 0$	utent				
Ы								
	A	Б	Output					
	D	0	D					
	D	1	D					
	1	0	D					
	1	1	L.					

NAND

o- Output

Output

1.

1

1

D

14

Б

A B

0 0

D

1 0

1 1

1







Neg-OR



<i>3</i> %.	В	Output		
U	U	1		
D	1	1		
1	0	1		
1	1	a		

NOT







<i>.1</i> %.	в	Output
U	U	1.
Q	1	E ⁿ
1	Q	D
1	1	E.



Q	0	D
Q	1	1.
1	0	1
1	1	D

XNOR								
A. H		Ð		Output				





INSTITUTIONS

05-09-2022





Carryout = (b.CarryIn)+(a.CarryIn) +(a.b) Sum = (a.b'.CarryIn')+ (a'.b.CarryIn')+ (a'.b'.CarryIn)+ (a.b.CarryIn) TEXT BOOK

NSTITUT

Carl Hamacher, Zvonko Vranesic and Safwat Zaky, "Computer Organization", McGraw-Hill, 6th Edition 2012.

REFERENCES

1. David A. Patterson and John L. Hennessey, "Computer organization and design", MorganKauffman ,Elsevier, 5th edition, 2014.

2. William Stallings, "Computer Organization and Architecture designing for Performance", Pearson Education 8th Edition, 2010

3. John P.Hayes, "Computer Architecture and Organization", McGraw Hill, 3rd Edition, 2002

4. M. Morris R. Mano "Computer System Architecture" 3rd Edition 2007

5. David A. Patterson "Computer Architecture: A Quantitative Approach", Morgan Kaufmann; 5th edition 2011

THANK YOU

20/18

Dr.B.Anuradha/ASP/CSE/SEM2/COA