



**SNS COLLEGE OF TECHNOLOGY**  
**An Autonomous Institution**  
**Coimbatore-35**



Accredited by NBA – AICTE and Accredited by NAAC – UGC with 'A++' Grade  
Approved by AICTE, New Delhi & Affiliated to Anna University, Chennai

**DEPARTMENT OF ELECTRONICS & COMMUNICATION ENGINEERING**

**19ITT204 - MICROCONTROLLER AND EMBEDDED SYSTEMS**

II YEAR/ IV SEMESTER

**UNIT II PERIPHERAL INTERFACING**


**TOPIC – 8259 interrupt Controller**



## OUTLINE



# ***INTERRUPT CONTROLLER INTEL 8259***






## **8259 Programmable Interrupt Controller (PIC)**

1. This IC is designed to simplify the implementation of the interrupt interface in the 8088 and 8086 based microcomputer systems.
2. This device is known as a 'Programmable Interrupt Controller' or PIC.
3. It is manufactured using the NMOS technology and It is available in 28-pin DIP.
4. The operation of the PIC is programmable under software control (Programmable)and it can be configured for a wide variety of applications.
5. 8259A is treated as peripheral in a microcomputer system.
6. 8259A PIC adds eight vectored priority encoded interrupts to the microprocessor.
7. This controller can be expanded without additional hardware to accept up to 64 interrupt request inputs. This expansion required a master 8259A and eight 8259A slaves.
8. Some of its programmable features are:
  - The ability to accept level-triggered or edge-triggered inputs.
  - The ability to be easily cascaded to expand from 8 to 64 interrupt-inputs.
  - Its ability to be configured to implement a wide variety of priority schemes.



## 8259 PIC



Upto eight Hardware Interrupting devices are supported.

**The processor is interrupted whenever the Interrupting device delivers a signal to the 8259.**



## ASSINGMENT OF SIGNALS FOR 8259:


1. **D7- D0** is connected to microprocessor data bus D7-D0 (AD7-AD0).
2. **IR7- IR0**, Interrupt Request inputs are used to request an interrupt and to connect to a slave in a system with multiple 8259As.
3.  **$\overline{WR}$**  - the write input connects to write strobe signal of microprocessor.
4.  **$\overline{RD}$**  - the read input connects to the IORC signal.
5. **INT** - the interrupt output connects to the INTR pin on the microprocessor from the master, and is connected to a master IR pin on a slave.
6.  **$\overline{INTA}$**  - the interrupt acknowledge is an input that connects to the INTA signal on the system. In a system with a master and slaves, only the master INTA signal is connected.
7. **A0** - this address input selects different command words within the 8259A.
8.  **$\overline{CS}$**  - chip select enables the 8259A for programming and control.
9.  **$\overline{SP/EN}$**  - Slave Program/Enable Buffer is a dual-function pin.



- When the 8259A is in buffered mode, this pin is an output that controls the data bus transceivers in a large microprocessor-based system.
- When the 8259A is not in buffered mode, this pin programs the device as a master (1) or a slave (0).
- CAS2-CAS0, the cascade lines are used as outputs from the master to the slaves for cascading multiple 8259As in a system.




## 8259A PIC- BLOCK DIAGRAM








## The Internals of 8259






## The Internals of 8259






## The Internals of 8259






## The Internals of 8259






## The Internals of 8259






## The Internals of 8259



This block identifies all the current Interrupts that are serviced by the processor. The ISR acts as a buffer between the Interrupt Request Register and the 8086.




## The Internals of 8259



This logic block determines the priorities of the bits set in the IRR. The highest priority is selected and strobed into the corresponding bit of the ISR during INTA Pulse.




## The Internals of 8259








## The Internals of 8259





## The Internals of 8259





**THANK YOU**