



# SNS COLLEGE OF TECHNOLOGY

Coimbatore-35  
An Autonomous Institution



Accredited by NBA – AICTE and Accredited by NAAC – UGC with 'A+' Grade  
Approved by AICTE, New Delhi & Affiliated to Anna University, Chennai

## DEPARTMENT OF ELECTRONICS & COMMUNICATION ENGINEERING

### 19ECB231 DIGITAL ELECTRONICS

II YEAR/ III SEMESTER

DESIGN OF SYNCHRONOUS SEQUENTIAL  
CIRCUITS: STATE DIAGRAM, STATE  
TABLE/19ECB231 DIGITAL  
ELECTRONICS/E.RAMYA/AP/ECE/SNSCT

### UNIT-IV DESIGN OF SEQUENTIAL CIRCUITS

### DESIGN OF SYNCHRONOUS SEQUENTIAL CIRCUITS: STATE DIAGRAM, STATE TABLE




# DESIGN OF SYNCHRONOUS SEQUENTIAL CIRCUITS: STATE DIAGRAM, STATE TABLE



## Objectives

1. Design of synchronous sequential circuits with an example.
2. Construction of state diagrams and state tables
3. Translation of State transition table into excitation table.
4. Logic diagram construction of a synchronous sequential circuit



**Figure 1: Sequential Circuit Design Steps**



## DESIGN OF SYNCHRONOUS SEQUENTIAL CIRCUITS: STATE DIAGRAM, STATE TABLE



- The next step is to derive the state table of the sequential circuit. A state table represents the verbal specifications in a tabular form.
- In certain cases state table can be derived directly from verbal description of the problem.
- In other cases, it is easier to first obtain a state diagram from the verbal description and then obtain the state table from the state diagram.
- A state diagram is a graphical representation of the sequential circuit.
- In the next step, we proceed by simplifying the state table by minimizing the number of states and obtain a reduced state table.



## DESIGN OF SYNCHRONOUS SEQUENTIAL CIRCUITS: STATE DIAGRAM, STATE TABLE



- The states in the reduced state table are then assigned binary-codes. The resulting table is called output and state transition table.
- From the state transition table and using flip-flop's excitation tables, flip-flops input equations are derived. Furthermore, the output equations can readily be derived as well.
- Finally, the logic diagram of the sequential circuit is constructed.
- An example will be used to illustrate all these concepts.



## Sequence Recognizer

- ❑ A sequence recognizer is to be designed to detect an input sequence of '1011'. The sequence recognizer outputs a '1' on the detection of this input sequence. The sequential circuit is to be designed using JK and D type flip-flops.
- ❑ A sample input/output trace for the sequence detector is shown in Table 1

**Table 1: Sample Input/Output Trace**


<b>Input</b>	0	1	1	0	1	0	1	1	0	1	1	1	0	1	0	1	1	1	0	0
<b>Output</b>	0	0	0	0	0	0	0	1	0	0	1	0	0	0	0	0	1	0	0	0




# Deriving the State Diagram




(a)




(b)



(c)



(d)



(e)

**Figure 2: Deriving the State Diagram of the Sequence Recognizer**





## Deriving the State Table



**Table 2: State Table of the Sequence Recognizer**

Present State	Next State		Output	
	X=0	X=1	X=0	X=1
<i>S0</i>	<i>S0</i>	<i>S1</i>	0	0
<i>S1</i>	<i>S2</i>	<i>S1</i>	0	0
<i>S2</i>	<i>S0</i>	<i>S3</i>	0	0
<i>S3</i>	<i>S2</i>	<i>S1</i>	0	1



# State Assignment



**Table 4: State Assignment**

<i>S0</i>	<i>S1</i>
<i>S0</i>	00
<i>S1</i>	01
<i>S2</i>	10
<i>S3</i>	11



# State Assignment



**Table 5: State Transition Table**

Inputs of Combinational Circuit		Next State	Output		
Present State	Input				
<i>A</i>	<i>B</i>	<i>X</i>	<i>A</i>	<i>B</i>	<i>Y</i>
0	0	0	0	0	0
0	0	1	0	1	0
0	1	0	1	0	0
0	1	1	0	1	0
1	0	0	0	0	0
1	0	1	1	1	0
1	1	0	1	0	0
1	1	1	0	1	1



**THANK YOU**