

17.11.202

# **SNS COLLEGE OF TECHNOLOGY**

**Coimbatore-35 An Autonomous Institution** 

Accredited by NBA – AICTE and Accredited by NAAC – UGC with 'A+' Grade Approved by AICTE, New Delhi & Affiliated to Anna University, Chennai

# **DEPARTMENT OF ELECTRONICS & COMMUNICATION ENGINEERING**

# **19ECB231 DIGITAL ELECTRONICS**

## II YEAR/ III SEMESTER

UNIT-IV DESIGN OF SEQUENTIAL CIRCUITS ELECTRONICS/E.RAMYA/AP/ECE/SNSC

**DESIGN OF SYNCHRONOUS SEQUENTIAL CIRCUITS: STATE DIAGRAM, STATE TABLE** 







# **DESIGN OF SYNCHRONOUS SEQUENTIAL CIRCUITS: STATE DIAGRAM, STATE TABLE**

**Objectives** 

1. Design of synchronous sequential circuits with an example. 2. Construction of state diagrams and state tables 3. Translation of State transition table into excitation table. 4. Logic diagram construction of a synchronous sequential circuit









## Figure 1: Sequential Circuit Design Steps







# **DESIGN OF SYNCHRONOUS SEQUENTIAL CIRCUITS: STATE DIAGRAM, STATE TABLE**

- □ The next step is to derive the state table of the sequential circuit. A state table represents the verbal specifications in a tabular form.
- □ In certain cases state table can be derived directly from verbal description of the problem.
- □ In other cases, it is easier to first obtain a state diagram from the verbal description and then obtain the state table from the state diagram.
- A state diagram is a graphical representation of the sequential circuit.
- □ In the next step, we proceed by simplifying the state table by minimizing the number of states and obtain a reduced state table.





# **DESIGN OF SYNCHRONOUS SEQUENTIAL CIRCUITS: STATE DIAGRAM, STATE TABLE**

- □ The states in the reduced state table are then assigned binary-codes. The resulting table is called output and state transition table.
- □ From the state transition table and using flip-flop's excitation tables, flip-flops input equations are derived. Furthermore, the output equations can readily be derived as well.
- □ Finally, the logic diagram of the sequential circuit is constructed.

• An example will be used to illustrate all these concepts.



# **Sequence Recognizer**



A sequence recognizer is to be designed to detect an input sequence of '1011'. The sequence recognizer outputs a '1' on the detection of this input sequence. The sequential circuit is to be designed using JK and D type flip-flops.

A sample input/output trace for the sequence detector is shown in Table 1

Table 1: Sample Input/Output Trace

Input	0	1	1	0	1	0	1	1	0	1	1	1	0
Output	0	0	0	0	0	0	0	1	0	0	1	0	0









# **Deriving the State Diagram**



DESIGN OF SYNCHRONOUS SEQUENTIAL CIRCUITS: STATE DIAGRAM, STATE TABLE/19ECB231 DIGITAL ELECTRONICS/E.RAMYA/AP/ECE/SNSCT









(d)



(e)

### Figure 2: Deriving the State Diagram of the Sequence Recognizer

DESIGN OF SYNCHRONOUS SEQUENTIAL CIRCUITS: STATE DIAGRAM, STATE TABLE/19ECB231 DIGITAL ELECTRONICS/E.RAMYA/AP/ECE/SNSCT





**Deriving the State Table** 

# Table 2: State Table of the Sequence Recognizer

Present	Next	0	
State	X=0	X=1	X=
<i>S0</i>	<u>S0</u>	SI	0
SI	<u>S2</u>	SI	0
<u>S2</u>	<u>S0</u>	<u>S3</u>	0
S3	S2	<i>S1</i>	0

DESIGN OF SYNCHRONOUS SEQUENTIAL CIRCUITS: STATE DIAGRAM, STATE TABLE/19ECB231 DIGITAL ELECTRONICS/E.RAMYA/AP/ECE/SNSCT







**State Assignment** 

# **Table 4: State Assignment**

State	Assignment
<u>S0</u>	00
<u>S1</u>	01
S2	10
<u>S3</u>	11

DESIGN OF SYNCHRONOUS SEQUENTIAL CIRCUITS: STATE DIAGRAM, STATE TABLE/19ECB231 DIGITAL ELECTRONICS/E.RAMYA/AP/ECE/SNSCT







# **State Assignment**

### **Table 5: State Transition Table**

Inputs o Combinational	Next State	(	
Present State	Input		
A B	X	A B	
0 0	0	0 0	
0 0	1	0 1	
0 1	0	10	
0 1	1	0 1	
10	0	0 0	
10	1	1 1	
1 1	0	10	
1 1	1	0 1	









# **THANK YOU**

DESIGN OF SYNCHRONOUS SEQUENTIAL CIRCUITS: STATE DIAGRAM, STATE TABLE/19ECB231 DIGITAL ELECTRONICS/E.RAMYA/AP/ECE/SNSCT

