



SNS COLLEGE OF TECHNOLOGY

Coimbatore-35
An Autonomous Institution



Accredited by NBA – AICTE and Accredited by NAAC – UGC with 'A+' Grade
Approved by AICTE, New Delhi & Affiliated to Anna University, Chennai

DEPARTMENT OF ELECTRONICS & COMMUNICATION ENGINEERING

19ECB302-VLSI DESIGN

III YEAR/ V SEMESTER

UNIT III-SEQUENTIAL LOGIC CIRCUITS

TOPIC 1-STATIC LATCHES AND DYNAMIC REGISTERS



OUTLINE



- **LATCH VERSUS REGISTER**
- **LATCH-BASED DESIGN**
 - MUX,
 - MASTER SLAVE REGISTER
- **ACTIVITY**
- **TIME,CLK BASED LATCHES**
- **PULSE-TRIGGERED LATCHES**
- **SUMMARY**

11/24/2023



Introduction - Latches and Registers



REGISTER

- Used to hold the system state. Clock pulse is applied to the registers. On the rising edge of the clock pulse, the next state bits are copied to the output of the registers .

Two Types

1. **Positive edge triggered** - input is copied on positive edge of clock.
2. **Negative edge triggered** - input is copied on negative edge of clock.

LATCH

- Level sensitive circuit which is used to pass the D input to the Q output when clock is high.

SET UP TIME

- Time during which the data input is valid before the transition of the clock pulse.

HOLD TIME

- Time during which the data input remains valid after the edge of the clock pulse.


CONTAMINATION DELAY - Minimum Delay




LATCH VERSUS REGISTER



- Latch
stores data when
clock is low





- Register
stores data when
clock rises





LATCHES






LATCH-BASED DESIGN




- N latch is transparent when $f = 0$

- P latch is transparent when $f = 1$






TIMING DEFINITIONS






POSITIVE FEEDBACK: BI-STABILITY





META-STABILITY




Gain should be larger than 1 in the transition region




WRITING INTO A STATIC LATCH

Use the clock as a decoupling signal,
that distinguishes between the transparent and opaque states




Converting into a MUX



Forcing the state
(can implement as NMOS-only)



MUX-BASED LATCH






MUX-BASED LATCHES




Negative latch
(transparent when CLK= 0)



$$Q = \overline{Clk} \cdot Q + Clk \cdot In$$


Positive latch
(transparent when CLK= 1)




$$Q = Clk \cdot Q + \overline{Clk} \cdot In$$



MUX-BASED LATCH




NMOS only



Non-overlapping clocks



MASTER-SLAVE (EDGE-TRIGGERED) REGISTER




Two opposite latches trigger on edge
Also called master-slave latch pair



MASTER-SLAVE REGISTER




Multiplexer-based latch pair







CLK-Q DELAY






SETUP TIME






REDUCED CLOCK LOAD MASTER-SLAVE REGISTER






AVOIDING CLOCK OVERLAP




a) Schematic diagram



b) Overlapping clock pairs




OTHER LATCHES/REGISTERS: C²MOS



“Keepers” can be added to make circuit pseudo-static




INSENSITIVE TO CLOCK-OVERLAP






OTHER LATCHES/REGISTERS: TSPC



Positive latch
(transparent when CLK= 1)




Negative latch
(transparent when CLK= 0)






INCLUDING LOGIC IN TSPC



Example: logic inside the latch




AND latch





TSPC REGISTER






PULSE-TRIGGERED LATCHES AN ALTERNATIVE APPROACH




Ways to design an edge-triggered sequential cell:

Master-Slave Latches



Pulse-Triggered Latch





ASSESSMENT



1. Compare Latch vs Register
2. Define Bi stability
3. Draw Master slave flip flop using latches





SUMMARY & THANK YOU