

11/24/202

SNS COLLEGE OF TECHNOLOGY

Coimbatore-35 An Autonomous Institution

Accredited by NBA – AICTE and Accredited by NAAC – UGC with 'A+' Grade Approved by AICTE, New Delhi & Affiliated to Anna University, Chennai

DEPARTMENT OF ELECTRONICS & COMMUNICATION ENGINEERING

19ECB302–VLSI DESIGN

III YEAR/ V SEMESTER

UNIT 2 – COMBINATIONAL LOGIC CIRCUITS

TOPIC 4 & 5 – Pseudo nMOS logic & Domino Logic







- Pseudo NMOS logic
 - Comparison of 3 Gates
 - Pseudo nMOS Design & power calculation
- Dynamic Logic
 - The Foot,LogicalEffort,Monotonocity problem
- Activity
- Domino Gates
 - -Optimization ,Dual Rail
- Assessment
- Summary





Pseudo NMOS logic

- \succ The inverter that uses a p-device pull-up or load that has its gate permanently ground.
- > An n-device pull-down or driver is driven with the input signal. This roughly equivalent to use of a depletion load is **Nmos** technology and is thus called 'Pseudo-NMOS'.
- > This circuit is used in a variety of CMOS logic circuits





Pseudo NMOS logic – Advantage and Disadvantage

> The advantage of pseudo-NMOS logic are its high speed (especially, in large-fanin NOR gates) and low transistor count.

> The **Disadvantage** On the negative side is the static **power** consumption of the pull-up transistor as well as the reduced output voltage swing and gain, which makes the gate more susceptible to noise.





11/24/2023





- Pseudo NMOS logic
 - Comparison of 3 Gates
 - Pseudo nMOS Design & power calculation
- Dynamic Logic
 - The Foot,LogicalEffort,Monotonocity problem
- Activity
- Domino Gates
 - -Optimization ,Dual Rail
- Assessment
- Summary





- Pseudo NMOS logic
 - Comparison of 3 Gates
 - Pseudo nMOS Design & power calculation
- Dynamic Logic
 - The Foot,LogicalEffort,Monotonocity problem
- Activity
- Domino Gates
 - -Optimization, Dual Rail
- Assessment \bullet
- Summary •





Pseudo-nMOS

In the old days, nMOS processes had no pMOS Instead, use pull-up transistor that is always ON In CMOS, use a pMOS that is always ON Ratio issue Make pMOS about ¹/₄ effective strength of pull down network









Pseudo-nMOS Gates

- Design for unit current on output • to compare with unit inverter.
- pMOS fights nMOS













Comparison



$$g_{1} = 43$$

 $g_{2} = 49$
 $g_{3g} = 89$
 $-\gamma p_{1} = 103$
 $43 p_{1} = 109$
 $p_{3g} = 209$



Pseudo-nMOS Design

• Ex: Design a k-input AND gate using pseudonMOS. Estimate the delay driving a fanout of H

• G = 1 * 8/9 = 8/9

- F = GBH = 8H/9
- P = 1 + (4+8k)/9 = (8k+13)/9

• N = 2
$$\frac{4\sqrt{2H}}{3} + \frac{8k+13}{9}$$

•
$$D = NF^{1/N} + P =$$

11/24/2023









Pseudo-nMOS Power

Pseudo-nMOS draws power whenever Y = 0Called static power $P = I \cdot V_{DD}$ A few mA / gate * 1M gates would be a problem This is why nMOS went extinct! Use pseudo-nMOS sparingly for wide NORs Turn off pMOS when not in use







Dynamic Logic

Dynamic gates uses a clocked pMOS pullup Two modes: precharge and evaluate



EXAMPLES OF COMBINATIONAL LOGIC/19ECB302-VLSI DESIGN/J.Prabakaran/Assistant Professor/ECE/SNSCT

11/24/2023





The Foot

What if pull down network is ON during precharge? Use series evaluation transistor to prevent fight.



EXAMPLES OF COMBINATIONAL LOGIC/19ECB302-VLSI DESIGN/J.Prabakaran/Assistant Professor/ECE/SNSCT





Logical Effort

Inverter

NAND2











EXAMPLES OF COMBINATIONAL LOGIC/19ECB302-VLSI DESIGN/J.Prabakaran/Assistant Professor/ECE/SNSCT



NOR2







Monotonicity Problems

Α

Dynamic gates require monotonically rising inputs during evaluation 0 -> 0 0 -> 1 1 -> 1 But not 1 -> 0

Α

Ø







violates monotonicity during evaluation

Precharge



Monotonicity Woes

But dynamic gates produce monotonically falling outputs during evaluation Illegal for one dynamic gate to drive another!



EXAMPLES OF COMBINATIONAL LOGIC/19ECB302-VLSI DESIGN/J.Prabakaran/Assistant Professor/ECE/SNSCT







Domino Gates

Follow dynamic stage with inverting static gate Dynamic / static pair is called domino gate Produces monotonic outputs



EXAMPLES OF COMBINATIONAL LOGIC/19ECB302-VLSI DESIGN/J.Prabakaran/Assistant Professor/ECE/SNSCT









Domino Optimizations

- •Each domino gate triggers next one, like a string of dominos toppling over
- •Gates evaluate sequentially but precharge in parallel
- •Thus evaluation is more critical than precharge
- •HI-skewed static stages can perform logic





SO

D

S4

D4





Dual-Rail Domino

•Domino only performs no inverting functions: AND, OR but not NAND, NOR, or XOR •Dual-rail domino solves this problem Takes true and complementary inputs Produces true and complementary outputs

sig_h	sig_l	Meaning
0	0	Precharged
0	1	ʻ0'
1	0	'1'
1	1	invalid







Assessment-Fill up the blanks

Inverter

NAND2















sig_ h	sig_I	Meaning
0	0	
0	1	
1	0	
1	1	



THANK YOU

11/24/2023

