## SNS COLLEGE OF TECHNOLOGY

Accredited by NBA - AICTE and Accredited by NAAC - UGC with 'A++' Grade Approved by AICTE, New Delhi \& Affiliated to Anna University, Chennai

# DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING 

## $19 E C B 231$-DIGITAL ELECTRONICS II YEAR/ III SEMESTER <br> UNIT 4 -DESIGN OF SEQUENTIAL CIRCUITS

TOPIC -Classification of sequential circuits: Moore and Mealy example

## Analysis Procedure

-Identify type of circuit either Mealy or Moore circuit
-Derive excitation equation (Boolean expression)
-Derive next state and output equations
-Generate state table
-Generate state diagram

## Analysis Procedure

## DESIGN PROCEDURE FOR CLOCKED SEQUENTIAL CIRCUIT

The following steps are followed to design the clocked sequential logic circuit.
-Obtain the state table from the given circuit information such as a state diagram, a timing diagram or description.
-The number of states may be reduced by state reduction technique.

- Assign binary values to each state in the state table.
-Determine the number of flip flops required and assign a letter symbol to each flip flop.
-Choose the flip flop type to be used according to the application.
-Derive the excitation table from the reduced state table.
-Derive the expression for flip flop inputs and outputs using k-map simplification (The present state and inputs are considered for k-map simplification) and draw logic circuit


## Mealy Model

Design the synchronous sequential circuit for mealy diagram using D flip flop


## Solution

## Step 1: State Table

| Present State |  | Table 6.15: |  |  |  | Output |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Next State |  |  |  | $x=0$ | $x=1$ |
|  |  |  |  |  | $B$ | $\boldsymbol{Y}$ | $y$ |
| A | B | A | B | 0 | 1 | 0 | 1 |
| 0 | 0 | 0 | 0 | $0$ | 1 | 0 | 0 |
| 0 | 1 | 1 | 0 | $0$ | 1 | 0 | 1 |
| 1 | 0 | 1 | 0 |  | 0 | 0 | 0 |
| 1 | 1 | 1 | 1 |  |  |  |  |

Step 2: Excitation table for design with D

| Table 6.16 : Exesent State |  | Next State |
| :---: | :---: | :---: |
| $Q(t)$ | $Q(r+1)$ | $D$ |
| 0 | 0 | 0 |
| 0 | 1 | 1 |
| 1 | 0 | 0 |
| 1 | 1 | 1 |

Table 6.17: Excitation table for design with D flip flops

| Present State |  | $\frac{\text { Input }}{x}$ | Next State |  | Flip Flop Inputs <br> DA DB |  | $\frac{\text { Output }}{Y}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $A$ | B |  | $A(t+1)$ | $B(t+1)$ |  |  |  |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 0 | 1 | 0 | 1 | 1 |
| 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 |
| 0 | 1 | 1 | 0 | 1 | 0 | 1 | 0 |
| 1 | 0 | 0 | 1 | 0 | 1 | 0 | 0 |
| 1 | 0 | 1 | 1 | 1 | 1 | 1 | 1 |
| 1 | 1 | 0 | 1 | 1 | 1 | 1. | 0 |
| 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 |

Therefore, $D A=A(t+1)$
$D B=B(t+1)$
proression for DA


Espression for DB


Espression for $y$


## Step 4: Logic Diagram

The simplified functions are:

$$
\begin{aligned}
D A & =\overline{A \bar{B}}+B \bar{x} \\
D B & =\bar{A} x+B \bar{x}+A B \bar{x} \\
Y & =\bar{B} x
\end{aligned}
$$

## Moore Machine



Fig. 6.17 : Logic diagram with $D$ flip flops

Design the synchronous sequential circuit for the Moore state diagram of Figure T flip flops.


Fig. 6.18 : Moore state diagram

## Solution

Step 1: State Table: The state table for the given Moore state diagram is shown in Table 6.18. Table 6.18: State Table

| Present State | Next State | Output |
| :---: | :---: | :---: |
| $\boldsymbol{a}$ | $\boldsymbol{b}$ | $\mathbf{1}$ |
| b | c | 1 |
| c | d | 0 |
| d | a | 0 |

acp 2: Binary Assignment
Assign the binary values $00,01,11,10$ to the states $\mathrm{a}, \mathrm{b}, \mathrm{c}, \mathrm{d}$ respectively. Table 6.19 shows the ${ }_{\text {ala }}$ ta table with binary assignment.

Table 6.19 : State Table with Binary assignment

| Present State |  | Next State |  | Output |
| :---: | :---: | :---: | :---: | :---: |
| $\boldsymbol{A}$ | $\boldsymbol{B}$ | $\boldsymbol{A}(\boldsymbol{t}+\mathbf{1})$ | $\boldsymbol{B}(\boldsymbol{t}+\mathbf{1})$ | $\boldsymbol{Y}$ |
| 0 | 0 | 0 | 1 | 1 |
| 0 | 1 | 1 | 1 | 1 |
| 1 | 1 | 1 | 0 | 0 |
| 1 | 0 | 0 | 0 | 0 |

Step 3: Excitation table for design with $T$ flip flops.
Table 6.20 shows the excitation table for $T$ flip flop and Table 6.21 shows the excitation table for given problem.

Table 6.20 : Excitation table for $T$ flip flop

| $Q(T)$ | $Q(t+1)$ | $T$ |
| :---: | :---: | :---: |
| 0 | 0 | 0 |
| 0 | 1 | 1 |
| 1 | 0 | 1 |
| 1 | 1 | 0 |



Moore Machine

Table 6.21 : Excitation Table

| Present state |  | Next State |  |  | Inputs |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| Output |  |  |  |  |  |  |
| $\boldsymbol{A}$ | $\boldsymbol{B}$ | $\boldsymbol{A}(\boldsymbol{t}+\mathbf{1})$ | $\boldsymbol{B}(\boldsymbol{( t + 1 )}$ | $\boldsymbol{T A}$ | $\boldsymbol{T B}$ | $\boldsymbol{Y}$ |
| 0 | 0 | 0 | 1 | 0 | 1 | 1 |
| 0 | 1 | 1 | 1 | 1 | 0 | 1 |
| 1 | 1 | 1 | 0 | 0 | 1 | 0 |
| 1 | 0 | 0 | 0 | 1 | 0 | 0 |

Step 4: K-map simplification for flip flop input functions (TA, TB) and output function ( $\boldsymbol{V}$ ).

Expression for TA

$T A=\bar{A} B+A \bar{B}=A \oplus B$

Expression for TB


## Expression for $\mathbf{Y}$



Step 5: Logic diagram of Moore sequential circuit with T flip flops.


Fig. 6.19 : Moore sequential circuit with $T$ flip flops

## Mealy Model

Input-based or Mealy-type sequential circuit. The output values are dependent on the input values as well as its present state.
Derive the next state, the output tables, and the state diagram for the (modulo-4 counter) sequential circuit represented by the following schematic.


## Mealy Model

## Solution:

Step 1 (Mealy): Derive excitation equations.

$$
\begin{aligned}
& D_{0}=C n t \oplus Q_{0}=C^{\prime} t^{\prime} Q_{0}+C n t Q_{0}^{\prime} \\
& D_{1}-\operatorname{Cn}^{\prime} Q_{1}+\operatorname{Cn} Q_{1}^{\prime} Q_{0}+\operatorname{Cnt} Q_{1} Q_{0}^{\prime}
\end{aligned}
$$

Step 2a (Mealy): Derive the next-state equations.

$$
\begin{aligned}
& Q_{\text {onext }}=D_{0}=\operatorname{Cnt} \oplus Q_{0}=\operatorname{Cnt}^{\prime} Q_{0}+\operatorname{Cnt} Q_{0}^{\prime} \\
& Q_{\text {next }}=D_{1}=\operatorname{Cnt}^{\prime} Q_{1}+\operatorname{Cnt} Q_{1}^{\prime} Q_{0}+\operatorname{Cnt} Q_{1} Q_{0}^{\prime}
\end{aligned}
$$

Step 2b (Mealy): Derive the output equation.

$$
Y=C n t Q_{1} Q_{0}
$$

## Mealy Model

## Solution:

Step 3a (Mealy):
Derive the next-state/output table. Every entry in the next-state table will represent the nextstate and the output value, separated by a slash (/).

| Present State | Next State / Outputs |  |
| :---: | :---: | :---: |
| $Q_{1} Q_{0}$ | $Q_{1 \text { next }} Q_{\text {next }} / Y$ |  |
|  | Cnt $=0$ | Cnt $=1$ |
| 00 | $00 / 0$ | $01 / 0$ |
| 01 | $01 / 0$ | $10 / 0$ |
| 10 | $10 / 0$ | $11 / 0$ |
| 11 | $11 / 0$ | $00 / 1$ |

## Mealy Model

## Solution:

Step 3b (Mealy): Derive the State diagram.
The output is not associated with the state but with the transition arc.
Each arc is labeled with both the input values that move the circuits from the present state to the next state, and the output values, which correspond to the input-signal values in the present state.


## Mealy Model

Solution:
Step 4 (Mealy):The timing diagram is shown below:
In clock cycle 3 , the counter will be in state $\mathrm{Q} 1 \mathrm{Q} 0=11$ and the output signal $\mathrm{Y}=1$.
At $t 4, Y=0$ because the input signal $C n t=0$ even though the counter is still in state $\mathrm{Q} 1 \mathrm{Q} 0=11$.


## THANK YOU

