

SNS COLLEGE OF TECHNOLOGY

Coimbatore-35 An Autonomous Institution



Accredited by NBA – AICTE and Accredited by NAAC – UGC with 'A++' Grade Approved by AICTE, New Delhi & Affiliated to Anna University, Chennai

DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING

19ECB231 – DIGITAL ELECTRONICS

II YEAR/ III SEMESTER

UNIT 4 – DESIGN OF SEQUENTIAL CIRCUITS

TOPIC – Classification of sequential circuits: Moore and Mealy example



Analysis Procedure



- •Identify type of circuit either Mealy or Moore circuit
- •Derive excitation equation (Boolean expression)
- •Derive next state and output equations
- •Generate state table
- •Generate state diagram



Analysis Procedure



DESIGN PROCEDURE FOR CLOCKED SEQUENTIAL CIRCUIT

The following steps are followed to design the clocked sequential logic circuit.


•Obtain the state table from the given circuit information such as a state diagram, a timing diagram or description.

- •The number of states may be reduced by state reduction technique.
- •Assign binary values to each state in the state table.
- •Determine the number of flip flops required and assign a letter symbol to each flip flop.
- •Choose the flip flop type to be used according to the application.
- •Derive the excitation table from the reduced state table.
- •Derive the expression for flip flop inputs and outputs using k-map simplification (The present state and inputs are considered for k-map simplification) and draw logic circuit





Design the synchronous sequential circuit for mealy diagram using D flip flop



Solution





Table	Table 6.15: State Ta	ble	
	Table 6.15.	Ou	tput
Present State	Next State $x = 1$	x = 0	<i>x</i> =
Present State	x = 0 $x = 1$	BY	y
A B	A B A	1 0	1
0 0	0 0 0	0	0
0 1	1 0 0	0	1
1 0	1 0 1	0	0
1 1	1 1 0		

Step 2: Excitation table for design with D flip flops: Table 6.16 : Excitation table for D flip flop

Table 6.16 :	Next State	Input
Present State		D
Q(I)	Q(t+1)	0
0	0	v
100	1	1
0		0
1	0	
1	1	1


	Present State		D
-		Q(t+1)	~
	00	20	0

Destroy	nt State		Next S		Flip Flo	sign with D f p Inputs	Output
A	B	x	-	B(t+1)	DA	DB	Y
<u>a</u>	0	0	0	0	0	0	0
0	0	1	ő	1	0	1	1
0	i i	ò	Ĩ	ō	1	0	0
0	- î - I	ĩ	ò	1	0	1	0
ĭ	o	0	1	o I	1	0	0
1	ŏ	1	1	1	1	1	1
1	1	0	1	1	1	1 .	0
1	1	1	0	0	0	ô I	0

Therefore, DA = A(t+1)

$$DB = B(t+1)$$











Moore Machine







STE NEITTUTIONS



b/1

Fig. 6.18 : Moore state diagram

c/0

d/0

Solution

Step 1: State Table: The state table for the given Moore state diagram is shown in Table 6.18.

Present State	Next State	Output
а	b	1
b	c	1
c	d	0
d	a	0

Table 6.18: State Table



step 2: Binary Assignment

Assign the binary values 00, 01, 11, 10 to the states a, b, c, d respectively. **Table 6.19** shows the table with binary assignment.




Table 6.19 : State Table with Binary assignment

Step 3: Excitation table for design with T flip flops.

Table 6.20 shows the excitation table for T flip flop and Table 6.21 shows the excitation table for given problem.

Q(T)	Q(t+1)	T
0	0	0
0	1	1
1	0	1
1	- 1	0

Table 6.21 : Excitation Table



Moore Machine




Table 6.21 : Excitation Table


Present state		Next State		Inputs		Output	
A	B	A(t+1)	B(t+1)	TA	TB	Y	
0	0	0	1	0	1	1	
0	1	1	1	1	0	1	
1	1	1	0	0	1	0	
1	0	0	0	1	0	0	

Step 4: K-map simplification for flip flop input functions (TA, TB) and output function (Y).

Expression for TA

Expression for TB






 $TB = \overline{AB} + AB = \overline{A \oplus B}$




Expression for Y





Step 5: Logic diagram of Moore sequential circuit with T flip flops.








Input-based or Mealy-type sequential circuit. The output values are dependent on the input

values as well as its present state.

Derive the next state, the output tables, and the state diagram for the (modulo-4 counter) sequential circuit represented by the following schematic.







Step 1 (Mealy): Derive excitation equations.

$$\begin{split} D_0 &= Cnt \oplus \mathcal{Q}_0 = Cnt'\mathcal{Q}_0 + Cnt\mathcal{Q}_0'\\ D_1 &= Cnt'\mathcal{Q}_1 + Cnt\mathcal{Q}_1'\mathcal{Q}_0 + Cnt\mathcal{Q}_1\mathcal{Q}_0' \end{split}$$

Step 2a (Mealy): Derive the next-state equations.

 $Q_{0next} = D_0 = Cnt \oplus Q_0 = Cnt'Q_0 + CntQ'_0$ $Q_{1next} = D_1 = Cnt'Q_1 + CntQ'_1Q_0 + CntQ_1Q'_0$

Step 2b (Mealy): Derive the output equation.

 $Y = CntQ_1Q_0$





Step 3a (Mealy):

Derive the next-state/output table. Every entry in the next-state table will represent the next-state and the output value, separated by a slash (/).


Present State	Next State / Outputs		
Q_1Q_0	$Q_{1 \text{ next}} Q$	$P_{0 \text{ next}} / Y$	
	Cnt = 0	Cnt = 1	
00	00 / 0	01 / 0	
01	01 / 0	10/0	
10	10 / 0	11 / 0	
11	11 / 0	00 / 1	



Step 3b (Mealy): Derive the State diagram.

The output is not associated with the state but with the transition arc.

Each arc is labeled with both the input values that move the circuits from the present state to the next state, and the output values, which correspond to the input-signal values in the present state.








STER STREET

Step 4 (Mealy): The timing diagram is shown below:

In clock cycle 3, the counter will be in state Q1Q0 = 11 and the output signal Y = 1. At t4, Y = 0 because the input signal Cnt = 0 even though the counter is still in state Q1Q0 = 11.







THANK YOU

Moore-Mealy/19ECB234/ DIGITAL ELECTRONICS/E.CHRISTINA DALLY /AP/ECE/SNSCT

17/17