


UNIT III

PROCESSOR AND PIPELINING

Fundamental concepts – Execution of a complete instruction – Multiple bus organization – Hardwired control – Micro programmed control – **Pipelining: Basic concepts** – Data hazards – Instruction hazards – Influence on Instruction sets – Data path and control consideration.




Recap the previous Class






RECALL THE PRIOR KNOWLEDGE



Overview

- Widely used in modern processor
- Executing machine instructions concurrently
- Improve System performance in terms of throughput
- Requires sophisticated complication Technique

INSTRUCTION EXECUTION



Basic Concepts

- Faster circuit technology to build the processor and the main memory
- Arrange the hardware so that more than one operation can be performed at the same time
- Number of operations performed per second is increased

WHAT IS PIPELINING?

Overlapping of instruction
Improve Performance

REQUIREMENTS

Three Students – Act as Processor
Resources Ball

Calculate the Throughput
and Response Time ?

Activity Set 1 : Rules
complete the task one by one

Activity Set 2 : Rules
complete the task in parallel


Pipelining


- Effective way of organizing concurrent activity in a computer system.
- Analogy - assembly-line operation in car manufacturing Sector.
 - welding
 - Painting
 - Polishing

What Is Pipelining?

Laundry Example


- Ann, Brian, Cathy, Dave , each have one load of clothes to wash, dry, and fold
 - Washer takes 30 minutes
 - Dryer takes 40 minutes
 - “Folder” takes 20 minutes





Sequential laundry takes (360 Minutes) 6 hours for 4 loads

If they learned pipelining, how long would laundry take?



PIPELINE Characteristics

Balanced (all take the same time)


Time between instructions_{pipelined} =
Time between instructions_{nonpipelined} / Number of stages

Not balanced


Speedup is less

Speedup due to increased throughput
Latency (Time for each instruction) does not
decrease


Idea of pipelining in computer



(a) Sequential execution



(b) Hardware organization




(c) Pipelined execution

F Fetch: read the instruction from the memory.

D Decode: decode the instruction and fetch the source operand(s).



E Execute: perform the operation specified by the instruction.

W Write: store the result in the destination location





Role of cache memory




Pipeline Performance

- Assume time for stages is
 - 100ps for register read or write
 - 200ps for other stages
- Compare pipelined datapath with single-cycle datapath


Instruction	Instruction fetch	Register read	ALU op	Memory access	Register write	Total time
Load	200ps	100 ps	200ps	200ps	100 ps	800ps
Store	200ps	100 ps	200ps	200ps		700ps
R-format	200ps	100 ps	200ps		100 ps	600ps
Branch	200ps	100 ps	200ps			500ps




Single-cycle ($T_c = 800\text{ps}$)




Pipelined ($T_c = 200\text{ps}$)





Effect of an execution operation taking more than one clock cycle

Pipeline stall caused by a cache miss in F2



Clock cycle	1	2	3	4	5	6	7	8	9
Stage									
F: Fetch	F ₁	F ₂	F ₂	F ₂	F ₂	F ₃			
D: Decode		D ₁	idle	idle	idle	D ₂	D ₃		
E: Execute			E ₁	idle	idle	idle	E ₂	E ₃	
W: Write				W ₁	idle	idle	idle	W ₂	W ₃

HAZARDS

DATA HAZARDS

Need to wait for previous instruction

STRUCTURAL HAZARDS

required resource is busy




CONTROL HAZARDS

Deciding on control action

HOW DO WE SOLVE?

Introduce bubble in pipeline




New value A is Updated

New value B is Updated


Add cannot be Happen till new value of A & B



Structure Hazards



Structure Hazards





sns
INSTITUTIONS



Thank You