UNIT III PROCESSOR AND PIPELINING

Fundamental concepts – Execution of a complete instruction – Multiple bus organization – Hardwired control – **Micro programmed control** – Pipelining: Basic concepts – Data hazards – Instruction hazards – Influence on Instruction sets – Data path and control consideration.





Recap the previous Class



A.Aruna / AP / IT / SEM 2 / COA



- Control signals are generated by a program similar to machine language programs.
- Control Word (CW); microroutine; microinstruction

Micro - instruction	 PCin	PC _{out}	MAR in	Read	MDR out	IR _{in}	Y _{in}	Select	Add	Z _{in}	Zout	R1 _{out}	R1 _{in}	R3out	WMFC	End	
1	0	1	1	1	0	0	0	1	1	1	0	0	0	0	0	0	
2	1	0	0	0	0	0	1	0	0	0	1	0	0	0	1	0	
3	0	0	0	0	1	1	0	0	0	0	0	0	0	0	0	0	
4	0	0	1	1	0	0	0	0	0	0	0	0	0	1	0	0	
5	0	0	0	0	0	0	1	0	0	0	0	1	0	0	1	0	
6	0	0	0	0	1	0	0	0	1	1	0	0	0	0	0	0	
7	0	0	0	0	0	0	0	0	0	0	1	0	1	0	0	1	

A.Aruna / AP / IT / SEM 2 / COA

Control sequence for the instruction

Add (R3),R2

Step Action

INSTITUTIONS

Conditional branch

		Addres	s Microinstruction
1	PC _{out} , MAR _{in} , Read, Select4, Add, Z _{in}		
2	Zout PCin Yin WMEC	0	PC _{out} , MAR _{in} , Read, Select4, Add, Z _{in}
-		1	$ m Z_{out}$, PC $_{ m in}$, Y $_{ m in}$, WMF C
3	MDR _{out} , IR in	2	MDR _{out} , IR _{in}
4	R3 _{out} , MAR in , Read	3	Branch to starting address of appropriate
5	R1out , Yin , WMFC		
6	MDR _{out} , SelectY, Add, Z _{in}	25	If N=0, then branch to microinstruction
7	Z _{out} , R1 _{in} , End	26	Offset-field-of-IR _{out} , SelectY, Add, Z _{in}
		27	Z _{out} , PC _{in} , End

.

Basic organization of a microprogrammed control unit



A.Aruna / AP / IT / SEM 2 / COA

INSTITUTIONS



- A straightforward way to structure microinstructions is to assign one bit position to each control signal.
- However, this is very inefficient.
- The length can be reduced: most signals are not needed simultaneously, and many signals are mutually exclusive.
- All mutually exclusive signals are placed in the same group in binary coding.

LE SISSING INSTITUTIONS

Microinstructions

Microinstruction

	F1	F2	F3	F4	F5
F1 (4	bits)	F2 (3 bits)	F3 (3 bits)	F4 (4 bits)	F5 (2 bits)
0000: 0001: 0010: 0011: 0100: 0101: 0110: 0111: 1010: 1011:	No transfer PC _{ut} MDR _{ut} Z _{out} RQ _{ut} RQ _{ut} RQ _{ut} RQ _{ut} TEMR _{ut} Offset _{ut}	000: No transfer 001: PCn 010: IRn 011: Zin 100: R0n 101: R1n 110: R2n 111: R3n	000: No transfer 001: MAR _{in} 010: MDR _{in} 011: TEMR _{in} 100: Y _{in}	0000: Add 0001: Sub 1111: XOR 16 ALU functions	00: No action 01: Read 10: Write

F6	F7	F8	
F6 (1 bit)	F7 (1 bit)	F8 (1 bit)	
0: SelectY 1: Select4	0: No action 1: WMFC	0: Continue 1: End	

A.Aruna / AP / IT / SEM 2 / COA



Microprogram Sequencing

Add src, Rdst

Four addressing modes:

- Register,
- Autoincrement,
- Autodecrement
- Indexed (with indirect forms).

	000			
MAR ← [PC]; Rea	d; Z ← [PC] + 4	Start	2	
	001			
PC, Y ← [Z	; WMFC			·
				1 a
	002			
$IR \leftarrow D$	ADR]			· .
	003			
Branch [Inst	Dec, OR)		1 IC 6.	÷
· · · · · · · · · · · · · · · · · · ·				1.1
Indexed	Autodecrement	Autoincrem	structions Re	eister indirect
		. 1.		
101	141		121	. 1 1
MAR ← [PC]; Read	$Z \leftarrow [Rsic] - 4$	MAR ← [Rsrc]	Read MAR	t ← [Rsrc]; Read
2+(rc)+4	100	2 ~ [Ksrc]		
162	142		122	
$PC \leftarrow [Z]; WMFC$	MAR, Rsrc \leftarrow [Z]; Read	Rsrc ← [2	[] Brar	ch{171}; WMF
163			123	
Y + D(DP)	1 8	Branch (170 OR)	WMRC	
	194 a.	branch(170, OK),	what c	
164	. 1	43		
Z ← [Y] + [Rsrc]	Branch [170, OR]; WMF	c		
165		-	1.1	· .
MAR + [Z]: Read		~		
In all the fight to be		+		- C - C - C - C - C - C - C - C - C - C
166		2 A		
ranch[170, OR]; WMPC				1
	α		· ·	1. 1
	170	-		
AR + [MDR]; Read; WM	FC		2.4	
1	-		1.14	
171			1	1. C
$Y \leftarrow [MDR]$		n Registe	r direct	101
	Branch(172)	Ĩſ	Y (Ren)	
172	Diancin (172)		1 - firmel	
Z ← [Y] + [Rdst]				est 18
			1 A A	
173		_		

A.Aruna / AP / IT / SEM 2 / COA



Address (octal)	Microinstruction
000	PC _{out} , MAR _{in} , Read, Select 4, Add, Z _{in}
001	Z _{out} , PC _{in} , Y _{in} , WMFC
002	MDR _{out} , IR _{in}
003	mBranch { mPC \neg 101 (from Instruction decoder);
	$mPC_{5,4} \neg [IR_{10,9}]; mPC_{3} \neg [I\overline{IR_{10}}] \times [IR_{9}] \times [IR_{8}]$
121	$Rsrc_{out}$, MAR _{in} , Read, Select4, Add, Z _{in}
122	Z _{out} , Rsrc _{in}
123	mBranch { mPC \neg 170; mPC $_0 \neg$ [$\overline{IR_8}$]}, WMFC
170	MDR _{out} , MAR _{in} , Read, WMFC
171	MDR _{out} , Y _{in}
172	Rdst_{out} , SelectY , Add, Z in
173	Z _{out} , Rdst _{in} , End

A.Aruna / AP / IT / SEM 2 / COA

Microinstructions with Next-Address Field

• A powerful alternative approach is to include an address field as a

part of every microinstruction to indicate the location of the next

microinstruction to be fetched.



Implementation of the Microroutine

Octal address	s F0	F1	F2	F3	F4	F5	F6	F7	F8	F9	F10
0 0 0 0 0 1 0 0 2 0 0 3	0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 1 0 0 0 0 0	0 0 1 0 1 1 0 1 0 0 0 0	011 001 010 000	0 0 1 1 0 0 0 0 0 0 0 0	00000 00000 00000 00000	01 00 00 00	1 0 0 0	0 1 0 0	0 0 0 1	0 0 0 1	0 0 0 0
1 2 1 1 2 2	0 1 0 1 0 0 1 0 0 1 1 1 1 0 0 0	100 011	011 100	0 0 1 0 0 0	0 0 0 0 0 0 0 0	01 00	1 0	0 1	0 0	0 0	0 1
1 7 0 1 7 1 1 7 2 1 7 3	0 1 1 1 1 0 0 1 0 1 1 1 1 0 1 0 0 1 1 1 1	010 010 101 011	000 000 011 101	0 0 1 1 0 0 0 0 0 0 0 0	00000 00000 00000 00000	01 00 00 00	0 0 0 0	1 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0







A.Aruna / AP / IT / SEM 2 / COA