

SNS COLLEGE OF TECHNOLOGY

Coimbatore-35 An Autonomous Institution

Accredited by NBA – AICTE and Accredited by NAAC – UGC with 'A++' Grade Approved by AICTE, New Delhi & Affiliated to Anna University, Chennai

DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING

19ECB202 – LINEAR AND DIGITAL CIRCUITS

II YEAR/ III SEMESTER

UNIT 5 – SEQUENTIAL CIRCUITS and PLC

TOPIC 2 – FLIP FLOPS- JK







- •The basic S-R NAND flip-flop circuit has many advantages and uses in sequential logic circuits but it suffers from two basic switching problems. 1. The Set = 0 and Reset = 0 condition (S = R = 0) must always be avoided 2. If Set or Reset change state while the enable (EN) input is high the correct latching action may not occur •Then to overcome these two fundamental design problems with the SR flip-flop
- design, the JK flip Flop was developed.
- •The two inputs labelled "J" and "K" are autonomous letters chosen by its inventor Jack Kilby to distinguish the flip-flop design from other types.





JK Flip Flop

JK flip-flop is the modified version of SR flip-flop. It operates with only positive clock transitions or negative clock transitions.







JK Flip Flop

The **JK flip flop** is basically a gated SR flip-flop with the addition of a clock input circuitry

 \succ It prevents the illegal or invalid output condition that can occur when both inputs S and R are equal to logic level "1".

>Due to this additional clocked input, a JK flip-flop has four possible input combinations, "logic 1", "logic 0", "no change" and "toggle".





	J	K	$\mathbf{Q} t + 1$
()	0	Q t
()	1	0
1	1	0	1
	1	1	Qt'

02/11/2023







	Clock	Input		Output		Decorintion	
	Clk	J	K	Q	Q	Description	
	X	0	0	1	0	Memory	
for the	X	0	0	0	1	no change	
SR Latch	_↓	0	1	1	0	\mathbf{D} as at $\mathbf{O} = \mathbf{O}$	
	X	0	1	0	1	Reset Q » U	
	_↓	1	0	0	$\begin{array}{c c} 0 & 1 \\ \hline \\ \text{Set } O \\ \end{array}$	Set O v 1	
	Х	1	0	1	0	Set Q » I	
toggle	_↓	1	1	0	1	Tagala	
action	_↓	$\neg \downarrow$ 1 1 1 0	loggie				

02/11/2023





≻If the circuit is now "SET" the J input is inhibited by the "0" status of Q through the lower NAND gate.

► If the circuit is "RESET" the K input is inhibited by the "0" status of Q through the upper NAND gate.

 \triangleright As Q and Q are always different ,It can be used to control the input.

When both inputs J and K are equal to logic "1", the JK flip flop toggles





	OUTPUTS	INPUTS		
Sta	Q _{n+1} (Next State)	Q _n (Present State)	K	J
Hold S	Q _n	X	0	0
Reset sta	0	X	1	0
Set stat	1	X	0	1
Toggle	Q'n	X	1	1

Flip Flops/19ECB202/ LINEAR AND DIGITAL CIRCUITS/Mrs.R.Prabha/AP/ECE/SNSCT



REMARKS

ates and Conditions

State condition J = K = 0

ate condition J = 0, K = 1

te condition J = 1, K = 0

state condition J = K = 1



JK Flip Flop Characteristic Equation



Q(t+1) = JQ(t)' + K'Q(t)

02/11/2023





JK Flip Flop Excitation Table



02/11/2023

Flip Flops/19ECB202/ LINEAR AND DIGITAL CIRCUITS/Mrs.R.Prabha/AP/ECE/SNSCT



10/12



JK Flip Flop Timing diagram



02/11/2023

Flip Flops/19ECB202/ LINEAR AND DIGITAL CIRCUITS/Mrs.R.Prabha/AP/ECE/SNSCT



11/12



SR Vs JK Flip Flop

► Both JK flip flop and SR flip flop are functionally same. The difference between them is-≻In JK flip flop, indeterminate state does not occur. \geq In JK flip flop, instead of indeterminate state, the present state toggles. \succ The present state gets inverted when both the inputs are 1.

Flip Flops/19ECB202/ LINEAR AND DIGITAL CIRCUITS/Mrs.R.Prabha/AP/ECE/SNSCT



12/12