$\square$
SNS COLLEGE OF TECHNOLOGY
（An Autonomous Institution）
Coimbatore－641 035．
B．E／B．Tech - Internal Assessment Exam－I
Academic Year 2023－2024（ODD）
Third Semester（Regulation R2019）
19ITT202－Computer Organization and Architecture
（Common to CSE and IT）
SNS COLLEGE OF TECHNOLOGY
（An Autonomous Institution）
Coimbatore－641 035．
B．E／B．Tech－Internal Assessment Exam－I
Academic Year 2023－2024（ODD）
Third Semester（Regulation R2019）
19ITT202－Computer Organization and Architecture
（Common to CSE and IT）
SNS COLLEGE OF TECHNOLOGY
（An Autonomous Institution）
Coimbatore－641 035．
B．E／B．Tech－Internal Assessment Exam－I
Academic Year 2023－2024（ODD）
Third Semester（Regulation R2019）
19ITT202－Computer Organization and Architecture
（Common to CSE and IT）

SNS COLLEGE OF TECHNOLOGY
（An Autonomous Institution）
Coimbatore－641 035．
B．E／B．Tech－Internal Assessment Exam－I
Academic Year 2023－2024（ODD）
Third Semester（Regulation R2019）
19ITT202－Computer Organization and Architecture
（Common to CSE and IT）
SNS COLLEGE OF TECHNOLOGY
（An Autonomous Institution）
Coimbatore－641 035．
B．E／B．Tech－Internal Assessment Exam－I
Academic Year 2023－2024（ODD）
Third Semester（Regulation R2019）
19ITT202－Computer Organization and Architecture
（Common to CSE and IT）

TIME：1．5 HOURS
MAXIMUM MARKS： 50

## ANSWER ALL QUESTIONS

| PART A－（5 x 2＝10 Marks） |  |  |  |
| :---: | :--- | :--- | :--- |
| 1. | Computer A has a clock cycle time of 250 ps and a CPI of 2．0 <br> for some program，and computer B has a clock cycle time of <br> 500 ps and a CPI of 1．2 for the same program．Which computer <br> is faster for this program and by how much？ | Ana |  |
| 2. | What is meant by straight line sequencing？ | CO1 | Und |
| 3. | What is meant by Bus Structure in Computer Architecture？ | CO1 | Und |
| 4. | Consider two 8 bit positive number＋98 and＋87 and perform | CO2 | Ana |
| 5. | Sketch the binary addition and subtraction logic Network | CO2 | Und |

$\underline{\text { PART B }-(2 \times 13=26 \text { Marks and } 1 \times 14=14 \text { Marks })}$


| 8. (a) | Assume that the variables $f, g, h, i$, and $j$ are assigned to registers $\$ \mathrm{~s} 0, \$ \mathrm{~s} 1, \$ \mathrm{~s} 2, \$ \mathrm{~s} 3$, and $\$ \mathrm{~s} 4$, respectively. Assume that the base address of the arrays A and B are in registers \$s6 and \$s7, respectively. <br> C Code: $\mathrm{f}=\mathrm{g}+\mathrm{A}[\mathrm{B}[4]-\mathrm{B}[3]]$; <br> For the C statement above, what is the corresponding MIPS assembly code? | CO1 | Ana | 14 |
| :---: | :---: | :---: | :---: | :---: |
| (OR) |  |  |  |  |
| 8. (b) | Show how to implement full adder by using two half adders and external logic gates. | CO1 | Ana | 14 |

