

# Biasing Circuits for JFET

FET is a unipolar device where the conduction is only due to majority carriers. It is a voltage controlled device where  $I_D$  is a func of applied bias at gate.

Like BJT, parameters of FET are also temp dependent. In FET as temp  $\uparrow$  drain resis also  $\uparrow \Rightarrow \downarrow I_D$ .

Thus thermal runaway does not occur with FET.

In FET amp,

$$I_Q = 0A$$


$$I_D = I_S$$

$$I_D = I_{DSS} \left( 1 - \frac{V_{GS}}{V_P} \right)^2 \quad ; \quad V_P \Rightarrow \text{pinchoff voltage.}$$

Different biasing circuits of FET are,

- Fixed bias ckt
- self bias ckt
- Voltage divider bias ckt


**Fixed bias circuit:**



Fixed bias ckt for nchannel ckt

JFET

For d.c. analysis, coupling capacitors are open ckt's. The  $I$  through  $R_{GS}$  is  $I_G$  which is zero. So,  $R_{GS}$  is replaced by short circuit, simplifies fixed bias ckt



### Simplified fixed bias

Step 1: calculate  $V_{GS}$

for DC analysis,  $I_G = 0$  & apply KVL to i/c ckt,

$$-V_{GS} - V_{DS} = 0$$

$$V_{DS} + V_{GS} = 0$$

$$\therefore V_{DS} = -V_{GS}$$

Step 2: calculate  $P_{DQ}$

$$P_{DQ} = P_{DSS} \left[ 1 - \frac{V_{GS}}{V_P} \right]^2$$

shockley eqn

( $I_{D0} \rightarrow$  nFET)  
 $\rightarrow R_B$  all other in lower  
width  $\rightarrow$  nFET  
 $I$  from the  
channel (shd)  
by  $\frac{V_{GS}}{V_P}$

Step 3: calculate  $V_{DS}$


Apply KVL,

$$V_{DD} - I_D R_D - V_{DS} = 0$$

$$V_{DS} = V_{DD} - I_D R_D$$


The main drawback of fixed bias ckt of FET is that it requires 2 power supplies

# Voltage Divider bias circuit:




Source voltage,

$$V_s = I_D R_s$$



## D.C. Analysis

Simplified voltage divider circuit for dc analysis



Step 1: calculate  $V_g$ .

$$V_g = \frac{V_{DD} R_2}{R_1 + R_2}$$

Step 2: Find  $V_{as}$ .  
Apply KVL to i/p ckt,

$$V_g = V_{as} - I_D R_s = 0$$

$$V_{as} = V_g - I_D R_s$$

step 3: calculate  $I_{DQ}$

$$I_{DQ} = I_{DSS} \left[ 1 - \frac{V_{GS}}{V_P} \right]^2$$

step 4: Calculate  $V_{DS}$  &  $V_{GS}$

Apply KVL to o/p ckt

$$V_{DD} - I_D R_D - V_{DS} - I_D R_S = 0$$

$$\therefore V_{DS} = V_{DD} - I_D R_D - I_D R_S$$

$$V_{DS} = V_{DD} - I_D (R_D + R_S)$$

The Q point of JFET amp using the voltage divider bias is given by;


$$I_{DQ} = I_{DSS} \left[ 1 - \frac{V_{GS}}{V_P} \right]^2$$

$$V_{DSQ} = V_{DD} - I_{DQ} (R_D + R_S)$$

$$V_{GSQ} = V_G - I_{DQ} R_S$$


Self bias circuit - eliminates need for 2 DC supply

Self bias is the most common type of JFET bias. JFET must be operated such that the gate source junction is always reverse biased. This condition requires  $-V_{GS}$  for n-channel &  $+V_{GS}$  for p-channel.



Now  $V_{GS} \rightarrow$  controlling  $V_{GS}$  is determined by volt across  $R_S$

a) n-channel self bias



P-channel self bias

DC Analysis

Step 1:  $V_{GS}$

for n-channel, Source -ve w.r.t. Gnd

$$V_S = I_S R_S = I_D R_S$$

$$V_{GS} = V_G - V_S = 0 - I_D R_S = -I_D R_S$$

for p-channel, Source +ve w.r.t. Gnd

$$V_S = -I_S R_S = -I_D R_S$$

$$V_{GS} = V_G - V_S = 0 - (-I_D R_S) = I_D R_S$$

For, DC analysis consider n-channel JFET, replace cap by open ckt.  $R_{in} \rightarrow$  short ckt.

as,  $I_G = 0$

i)  $V_{GS} = -I_D R_S$

ii)  $I_D = I_{DSS} \left[ 1 - \frac{V_{GS}}{V_P} \right]^2$

iii)  $V_{DS} = V_{DD} - I_D R_S$


$V_{GS} = -I_D R_S$

$V_{DS} = V_{DD} - I_D R_S$

$V_{GS} = -I_D R_S$

$V_D = V_{DS} + V_S = V_{DD} - V_{GS}$

# Simplified self bias circuit for dc analysis



JFET / MOSFET  
 ↓  
 enhanced mode  
 ↓  
 small leakage  
 ↓  
 high i/p imp

IDA:

$$I_D = I_{DSS} \left( 1 - \frac{V_{GS}}{V_P} \right)^2$$

Sub  $V_{GS} = -I_D R_S$  in above eqn

$$I_D = I_{DSS} \left[ 1 - \frac{-I_D R_S}{V_P} \right]^2$$

$$= I_{DSS} \left[ 1 + \frac{I_D R_S}{V_P} \right]^2$$

Enhancement are off on at  $V_{GS}$

VPS:

Apply KVL to o/p ckt,

$$V_S + V_{DS} + I_D R_D - V_{DD} = 0$$

$$\therefore V_{DS} = V_{DD} - V_S - I_D R_D$$

$$= V_{DD} - I_D R_S - I_D R_D$$

$$= V_{DD} - I_D (R_S + R_D)$$

dep on at  $V_{GS}$   
 $V_{DD} = 20V$   
 $V_{GS} = 20V - 20k \cdot I_D$

Pblms on design of biasing for JFET.

## Biasing of MOSFET:

The ideal current voltage equations are,