

### **SNS COLLEGE OF ENGINEERING**

Kurumbapalayam (PO), Coimbatore - 641 107 Accredited by NAAC-UGC with 'A' Grade Approved by AICTE, Recognized by UGC & Affiliated to Anna University, Chennai

## **DEPARTMENT OF INFORMATION TECHNOLOGY COURSE NAME: 19IT301 COMPUTER ORGANIZATION**

**AND ARCHITECTURE** 

**II YEAR/ III SEM** 


**Unit 3 : Processor and Pipelining** 

**Topic 5: Pipelining – Basic Concepts** 

SNSCE / IT / III Sem / V. Vaishnavee AP-IT

11/18/2023







# **Overview - Pipelining**


- Pipelining as a means for executing machine instructions concurrently
- It is widely used in modern processors. •
- Pipelining improves system performance in terms of throughput. Pipelined organization requires sophisticated compilation
- techniques.











- Use faster circuit technology to build the processor and the main memory.
- Arrange the hardware so that more than one operation can be performed at the same time.
- In the latter way, the number of operations performed per second is increased even though the elapsed time needed to perform any one operation is not changed.









# **Traditional Pipeline Concept**


- Laundry Example
- Anu, Bala, Cauvery, Dhanu each have one load of clothes to wash, dry, and fold
- Washer takes 30 minutes
- Dryer takes 40 minutes
- "Folder" takes 20 minutes






















- Sequential laundry takes 6 hours for 4 loads
- If they learned pipelining, how long would laundry take?






SNSCE / IT / V Sem / V. Vaishnavee AP-IT

1/18/2023



# **Traditional Pipeline Concept**

Pipelined laundry takes 3.5 hours for 4 loads lacksquare



**SNSCE / IT / V Sem / V. Vaishnavee AP-IT** 


11/18/2023







# **Traditional Pipeline Concept**




- Pipelining doesn't help latency of single task, it helps throughput of entire workload
- Pipeline rate limited by slowest pipeline stage
- Multiple tasks operating simultaneously using different resources
- Potential speedup = Number pipe stages Unbalanced lengths of pipe stages
- reduces speedup
- Time to "fill" pipeline and time to "drain" it reduces speedup
- **Stall for Dependences**


SNSCE / IT / V Sem / V. Vaishnavee AP-IT

11/18/2023





11/18/2023





(b) Hardware organization 8/17



## **Role of Cache Memory**

- Each pipeline stage is expected to complete in one clock cycle
- The clock period should be long enough to let the slowest pipeline stage to complete.
- Faster stages can only wait for the slowest one to complete. Since main memory is very slow compared to the execution, if each instruction needs to be fetched from main memory, pipeline is almost useless.
- Fortunately, we have cache.

11/18/2023





## **Pipeline Performance**


- The potential increase in performance resulting from pipelining is proportional to the number of pipeline stages.
- However, this increase would be achieved only if all pipeline stages ulletrequire the same time to complete, and there is no interruption throughout program execution.
- Unfortunately, this is not true. ullet

11/18/2023





## Effect of an execution operation taking more than one clock cycle



SNSCE / IT / V Sem / V.Vaishnavee AP-IT

11/18/2023





## **Pipeline Performance**

- The previous pipeline is said to have been **stalled** for two clock cycles. Any condition that causes a pipeline to stall is called a hazard.
- **Data hazard** any condition in which either the source or the destination  $\bullet$ operands of an instruction are not available at the time expected in the pipeline.
- So some operation has to be delayed, and the pipeline stalls. **Instruction (control) hazard** – a delay in the availability of an instruction
- lacksquarecauses the pipeline to stall.
- Example: Cache miss on pipeline operation ullet
  - **Structural hazard** the situation when two instructions ulletrequire the use of a given hardware resource at the same time.

11/18/2023






Clock cycle	1	2	3	4	5	6	7
Instruction	25 m.	· · ·			6 (A.)		1.5
I <sub>1</sub>	F <sub>1</sub>	D <sub>1</sub>	E <sub>1</sub>	w <sub>1</sub>		1	
I <sub>2</sub>			F	2		D <sub>2</sub>	E <sub>2</sub>
I <sub>3</sub>						F <sub>3</sub>	D <sub>3</sub>
Clock cycle	(a) I 1	nstructior 2	n executi 3	on steps 4	in succe 5	essive cl	ock cycles
Stage F: Fetch	F <sub>1</sub>	F <sub>2</sub>	F <sub>2</sub>	F <sub>2</sub>	F <sub>2</sub>	F <sub>3</sub>	
D: Decode		D <sub>1</sub>	idle	idle	idle	$D_2$	$D_3$
E: Execute	22 - 22 - 22		$E_1$	idle	idle	idle	E <sub>2</sub>
W: Write				$\mathbf{W}_1$	idle	idle	idle

(b) Function performed by each processor stage in successive clock cycles


SNSCE / IT / V Sem / V. Vaishnavee AP-IT

11/18/2023





## Structural Hazard



SNSCE / IT/ V Sem/V.VaishnaveeAP-IT

11/18/2023





## Pipeline performance

- Again, pipelining does not result in individual instructions being executed faster; rather, it is the throughput that increases. Throughput is measured by the rate at which instruction
- execution is completed.
- Pipeline stall causes degradation in pipeline performance. We need to identify all hazards that may cause the pipeline to stall and to find ways to minimize their impact.










## Quiz

Four instructions, the I3 takes two clock cycles for execution. Draw the figure for 4-stage pipeline, and figure out the total cycles needed for the four instructions to complete.









## Thank You

**11/18/2**023

