

SNS COLLEGE OF ENGINEERING

Kurumbapalayam (PO), Coimbatore - 641 107 Accredited by NAAC-UGC with 'A' Grade Approved by AICTE, Recognized by UGC & Affiliated to Anna University, Chennai

DEPARTMENT OF INFORMATION TECHNOLOGY COURSE NAME: 19IT301 COMPUTER ORGANIZATION

AND ARCHITECTURE

II YEAR/ III SEM

Unit 2 : ARITHMETIC OPERATIONS

Topic 3: Multiplication of positive numbers

SNSCE / IT / III Sem / Vaishnavee AP-IT

11/18/2023







11/18

Multiplication of positive numbers



- Product of 2 n-bit numbers have 2n digits
- Unsigned multiplication can be viewed as addition of shifted ulletversions of the multiplicand.

SNSCE / IT / V Sem / V Vaishnavee AP-IT



(13) Multiplicand M

(11) Multiplier Q

(143) Product P



Multiplication of positive numbers

Rules to implement multiplication are:

- If the ith bit of the multiplier is 1, shift the multiplicand and add the shifted multiplicand to the current value of the partial product.
- Hand over the partial product to the next stage
- Value of the partial product at the start stage is 0. \bullet









Typical multiplication cell



SNSCE / IT / V Sem / V Vaishnavee AP-IT







Combinational 2D logic array



Multiplicand is shifted by displacing it through an array of adders. **SNSCE / IT / V Sem / V Vaishnavee AP-IT** 4/10





Product is: PP4= $p_7, p_6, ..., p_0$



Multiplication of positive numbers

Combinatorial array multipliers are:

- Extremely inefficient.
- Have a high gate count for multiplying numbers of practical size such as 32-bit or 64-bit numbers.

 Perform only one function, namely, unsigned integer product. Improve gate efficiency by using a mixture of combinatorial array techniques and sequential techniques requiring less combinational logic.

11/18/2023

SNSCE / IT / V Sem / Vaishnavee AP-IT





Sequential multiplication

Recall the rule for generating partial products:

- If the ith bit of the multiplier is 1, add the appropriately shifted multiplicand to the current partial product.
- Multiplicand has been shifted <u>left</u> when added to the partial product.

11/18/2023

SNSCE / IT / V Sem / Vaishnavee AP-IT





Sequential multiplication (contd..)



SNSCE / IT / V Sem / V Vaishnavee AP-IT

11/18/2023





11/18/2023

SNSCE / IT / V Sem / V Vaishnavee AP-IT





Disadvantage of Sequential hardware structure

- Multiply instruction takes more time to execute ${\bullet}$
- Several techniques used to speed up multiplication lacksquare

11/18/2023

SNSCE / IT / V Sem / V Vaishnavee AP-IT



9/10





Thank You

11/18/2023

SNSCE / IT/ V Sem/V VaishnaveeAP-IT



10/10