## SNS COLLEGE OF ENGINEERING

Kurumbapalayam (Po), Coimbatore - 641107
An Autonomous Institution
Accredited by NBA - AICTE and Accredited by NAAC - UGC with 'A' Grade
Approved by AICTE, New Delhi \& Affiliated to Anna University, Chennai

# DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING 

COURSE NAME : 19EC306 - Digital Circuits
II YEAR / III SEMESTER
Unit III- Sequential circuits
Topic : JK FF - Characteristic table and equation

## J-K Flip Flop:

In JK flip flops, the diagram over here represents the basic structure of the flip flop which consists of Clock (CLK), Clear (CLR), Preset (PR).



## TRUTH TABLE

| $J$ | $K$ | $Q_{N}$ | $Q_{N+1}$ |
| :--- | :--- | :--- | :--- |
| $O$ | $O$ | 0 | 0 |
| $\mathbf{O}$ | 0 | 1 | 1 |
| $O$ | 1 | 0 | 0 |
| 0 | 1 | 1 | 0 |
| 1 | 0 | 0 | 1 |
| 1 | 0 | 1 | 1 |
| 1 | 1 | 0 | 1 |
| 1 | 1 | 1 | 0 |

## Operations:

## Case 1:

$P R=C L R=0$ This condition is in its invalid state.

## Case 2:

$P R=0$ and CLR=1 The PR is activated which means the output in the $Q$ is set to 1 . Therefore, the flip flop is in the set state.

## Case 3:

$P R=1$ and CLR=0 The CLR is activated which means the output in the $Q^{\prime}$ is set to 1 . Therefore, the flip flop is in the reset state.

## Case 4:

PR=CLR=1 In this condition the flip flop works in its normal way whereas the PR and CLR gets deactivated.

## Race around condition:

When the J and K both are set to 1 , the input remains high for a longer duration of time, then the output keeps on toggling. Toggle means that switching in the output instantly i.e. $Q=0, Q^{\prime}=1$ will immediately change to $Q=1$ and $Q^{\prime}=0$ and this continuation keeps on changing. This change in output leads to race around condition.

Characteristics Equation for JK Flip Flop: $\mathrm{Q}_{\mathrm{N}+1}=\mathrm{JQ}^{\prime}{ }_{N}+\mathrm{K}^{\prime} \mathrm{Q}_{\mathrm{N}}$

## Any Query????

Thank you......

