



# SNS COLLEGE OF ENGINEERING

Kurumbapalayam (Po), Coimbatore – 641 107

## **An Autonomous Institution**

Accredited by NBA – AICTE and Accredited by NAAC – UGC with 'A' Grade Approved by AICTE, New Delhi & Affiliated to Anna University, Chennai

# DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING

COURSE NAME : 19EC306 – Digital Circuits

# II YEAR / III SEMESTER

Unit III- **Sequential circuits** Topic : Latches, DT application edge triggering FF SR characteristics table and equation

Latches, DT application edge triggering FF SR characteristics table and equation / 19EC306/ Digital circuits/Mr.S.HARIBABU/ECE/SNSCE

1



#### SR Latch using NOR gates:



Latch is basic storage element in which we store 0 or 1. Latch as name suggest it holds 0 or 1. In the circuit "R" stands for reset and "S" stand for set. Q and are the output of the latch. When the circuit will be reset Q value will be equal to 0 and when the circuit will be set the Q value will be equal to 1.







#### Case 1:

When the S =0 and R = 1 and we will study the Q and Q output As we are using NOR gate and its truth table is:

А	В	Output
0	0	1
0	1	0
1	0	0
1	1	0



#### Case 2:

When S = 1, R = 0 then we will see that what will be the values of Q and Q output:





#### Case 3:

When S = 1, R = 1 then we will see that what will be the values of Q and Q output:

S	R	Q	Q <sup>-</sup>
0	0	Previous state	
0	1	0	1
1	0	1	0
1	1	Not used	





## SR Flip Flop truth table:



Clk	S	R	Q	Q <sup></sup>
0	×	×	Previous state	
1	0	0	Previous state	
1	0	1	0	1
1	1	0	1	0
1	1	1	Invalid	

### Characteristics equation for SR flip flop:

Clk	S	R	Q <sub>n+1</sub>
0	×	×	
1	0	0	
1	0	1	o reset
1	1	0	1 set
1	1	1	Invalid



Latches, DT application edge triggering FF SR characteristics table and equation / 19EC306/ Digital circuits/Mr.S.HARIBABU/ECE/SNSCE



### By using this table we will draw its characteristics table:



Qn	S <sub>n</sub>	R <sub>n</sub>	Q <sub>n+1</sub>
0	0	0	0
0	0	1	0
0	1	0	1
0	1	1	×
1	0	0	1
1	0	1	0
1	1	0	1
1	1	1	×











Thank you.....

09-11-2023

Latches, DT application edge triggering FF SR characteristics table and equation / 19EC306/ Digital circuits/Mr.S.HARIBABU/ECE/SNSCE