



# UNIT III PROCESSOR AND CONTROL UNIT

**Basic MIPS implementation**


# Recall the Prior Knowledge

2/12



# Introduction

3/12



## CPU performance factors

- **Instruction count:** Determined by ISA and compiler
- **CPI and Cycle time :** Determined by CPU hardware

## MIPS implementations

- A simplified version
- A more realistic pipelined version

## Simple Subset


**Memory reference:** lw, sw

**Arithmetic/logical:** add, sub, and, or, slt

**Control transfer:** beq, j

# Instruction Execution


4/12



# CPU Overview


# Multiplexers

5/12



# Control Signal

6/12





# Logic Design Basics

7/12

- **Information encoded in binary**
  - ▣ Low voltage = 0, High voltage = 1
  - ▣ One wire per bit
  - ▣ Multi-bit data encoded on multi-wire buses
- **Combinational element**
  - ▣ Operate on data
  - ▣ Output is a function of input
- **State (sequential) elements**
  - ▣ Store information

# Combinational Elements


- AND-gate

- $Y = A \& B$




- Multiplexer

- $Y = S ? I1 : I0$




- Adder

- $Y = A + B$



- Arithmetic/Logic Unit

- $Y = F(A, B)$








# Sequential Elements

9/12

- Register: stores data in a circuit
  - ▣ Uses a **clock signal to determine when to update the stored value**
  - ▣ **Edge-triggered:** update when Clk changes from 0 to 1

# Clocking Methodology

10/12




Combinational logic transforms data during clock cycles

- Between clock edges
- Input from state elements, output to state element
- Longest delay determines clock period




# Upcoming

11/12



# Upcoming

12/12



Pipelining of 5 Instructions

