

11/3/202

## **SNS COLLEGE OF TECHNOLOGY**

**Coimbatore-35 An Autonomous Institution** 

Accredited by NBA – AICTE and Accredited by NAAC – UGC with 'A+' Grade Approved by AICTE, New Delhi & Affiliated to Anna University, Chennai

# **DEPARTMENT OF ELECTRONICS & COMMUNICATION ENGINEERING 19ECB241 DIGITAL ELECTRONICS**

II YEAR/ III SEMESTER **UNIT-II COMBINATIONAL CIRCUITS** 

Topic – Parity Generator and Parity Check







#### **Parity Generator**

The parity generating technique is one of the most widely used error detection techniques for the data transmission. In digital systems, when binary data is transmitted and processed, data may be subjected to noise so that such noise can alter 0s (of data bits) to 1s and 1s to 0s.

> A parity generator is a combinational logic circuit that generates the parity bit in the transmitter. On the other hand, a circuit that checks the parity in the receiver is called parity checker. A combined circuit or devices of parity generators and parity checkers are commonly used in digital systems to detect the single bit errors in the transmitted data word.

11/3/202





11/3/202

It is combinational circuit that accepts an n-1 bit stream data and generates the additional bit that is to be transmitted with the bit stream. This additional or extra bit is termed as a parity bit.

- In even parity bit scheme, the parity bit is '0' if there are even number of 1s in the data stream and the parity bit is '1' if there are odd number of 1s in the data stream.
- In odd parity bit scheme, the parity bit is '1' if there are even number of 1s in the data stream and the parity bit is '0' if there are odd number of 1s in the data stream. Let us discuss both even and odd parity generators.







### **Even Parity Generator**

3-	bit messa	ge	Even parity bit generator (P)
Α	В	С	Y
0	0	0	0
0	0	1	1
0	1	0	1
0	1	1	0
1	0	0	1
1	0	1	0
1	1	0	0
1	1	1	1

11/3/2023





#### **Even Parity Generator**



11/3/2023







#### **8-bit Word Comparator**

 $\mathbf{P} = \overline{\mathbf{A}} \ \overline{\mathbf{B}} \ \mathbf{C} + \overline{\mathbf{A}} \ \mathbf{B} \ \overline{\mathbf{C}} + \mathbf{A} \ \overline{\mathbf{B}} \ \overline{\mathbf{C}} + \mathbf{A} \ \mathbf{B} \ \mathbf{C}$ 

 $= \overline{A} \left( \overline{B} C + \underline{B} \overline{C} \right) + A \left( \overline{B} \overline{C} + B C \right)$ 

 $=\overline{A}(B \oplus C) + A(\overline{B \oplus C})$ 

 $\mathbf{P} = \mathbf{A} \oplus \mathbf{B} \oplus \mathbf{C}$ 

11/3/2023



Parity Generator and Checker /19EC306/ DIGITAL ELECTRONICS/S.JAYASHREE /AP/IOT/SNSCE



6/13



### **Odd Parity Generator**

3-bit message			Odd parity bit generator (P)
Α	В	С	Y
0	0	0	1
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	1
1	1	1	0

11/3/2023





**Odd Parity Generator** 



11/3/2023





#### **Odd Parity Generator**



11/3/2023







	Odd Parity Checker							
4-	bit receive	ed messag						
A	B	С	Р	Parity error check Cp				
0	0	0	0	1				
0	0	0	1	0				
0	0	1	0	0				
0	0	1	1	1				
0	1	0	0	0				
0	1	0	1	1				
0	1	1	0	1				
0	1	1	1	0				
1	0	0	0	0				
1	0	0	1	1				
1	0	1	0	1				
1	0	1	1	0				
1	1	0	0	1				
1	1	0	1	0				
1	1	1	0	0				
1	1	1	1	1				

11/3/2023





### **Evon Darity Chacker**

4-	bit receive	ed messag						
Α	В	С	Р	Parity error check Cp				
0	0	0	0	0				
0	0	0	1	1				
0	0	1	0	1				
0	0	1	1	0				
0	1	0	0	1				
0	1	0	1	0				
0	1	1	0	0				
0	1	1	1	1				
1	0	0	0	1				
1	0	0	1	0				
1	0	1	0	0				
1	0	1	1	1				
1	1	0	0	0				
1	1	0	1	1				
1	1	1	0	1				
1	1	1	1	0				

11/3/2023





#### Assessment

1.What is Parity bit?

2.Difference between odd and even parity.

3.Design 3 bit odd parity generator.

11/3/2023







#### **THANK YOU**

11/3/2023

