

SNS COLLEGE OF TECHNOLOGY

Coimbatore-35 An Autonomous Institution

Accredited by NBA - AICTE and Accredited by NAAC - UGC with 'A+' Grade Approved by AICTE, New Delhi & Affiliated to Anna University, Chennai

DEPARTMENT OF ELECTRONICS & COMMUNICATION ENGINEERING

16EC303-VLSI DESIGN

III YEAR/ V SEMESTER

UNIT 3 – SEQUENTIAL LOGIC CIRCUITS

TOPIC 3 – TIMING ISSUES





OUTLINE



- SYNCHRONOUS TIMING
- LATCH PARAMETERS
- **REGISTER PARAMETERS**
- CLOCK UNCERTAINTIES
- CLOCK NONIDEALITIES
- CLOCK SKEW AND JITTER
- **POSITIVE AND NEGATIVE SKEW**
- TIMING CONSTRAINTS
- ACTIVITY
- IMPACT OF JITTER
- SHORTEST PATH
- HOW TO COUNTER CLOCK SKEW?
- LATCH TIMING
- ASSESSMENT
- SUMMARY & THANKYOU













Delays can be different for rising and falling data transitions

23/06/2020









CLOCK UNCERTAINTIES



TIMING ISSUES /16EC303-VLSI DESIGN/SWAMYNATHAN.S.M/ECE/SNSCT





(7) Coupling to Adjacent Lines



CLOCK NONIDEALITIES

- Clock skew
 - -Spatial variation in temporally equivalent clock edges; deterministic + random, t_{SK}
- Clock jitter
 - -Temporal variations in consecutive edges of the clock signal; modulation + random noise
 - -Cycle-to-cycle (short-term) t_{IS}
 - -Long term t_{IL}
- Variation of the pulse width
 - –Important for level sensitive clocking







CLOCK SKEW AND JITTER



- Both skew and jitter affect the effective cycle time
- Only skew affects the race margin

23/06/2020

TIMING ISSUES /16EC303-VLSI DESIGN/SWAMYNATHAN.S.M/ECE/SNSCT







CLOCK SKEW



TIMING ISSUES /16EC303-VLSI DESIGN/SWAMYNATHAN.S.M/ECE/SNSCT

23/06/2020



of Clk edge

Clk delay



POSITIVE AND NEGATIVE SKEW







POSITIVE SKEW & NEGATIVE SKEW



23/06/2020







TIMING CONSTRAINTS



 $T - \delta = t_{c-q} + t_{su} + t_{logic}$

Worst case is when receiving edge arrives early (positive δ)

TIMING ISSUES /16EC303-VLSI DESIGN/SWAMYNATHAN.S.M/ECE/SNSCT

23/06/2020





CLASS ROOM ACTIVITY



TIMING ISSUES /16EC303-VLSI DESIGN/SWAMYNATHAN.S.M/ECE/SNSCT

23/06/2020





IMPACT OF JITTER



TIMING ISSUES /16EC303-VLSI DESIGN/SWAMYNATHAN.S.M/ECE/SNSCT

23/06/2020



Hold time constraint: $t_{(c-q, cd)} + t_{(logic, cd)} > t_{hold} + \delta$



SHORTEST PATH

Worst case is when receiving edge arrives late Race between data and clock



TIMING ISSUES /16EC303-VLSI DESIGN/SWAMYNATHAN.S.M/ECE/SNSCT

23/06/2020



Data must not arrive before this time





23/06/2020



LATCH TIMING



•Latch is a 'soft' barrier

TIMING ISSUES /16EC303-VLSI DESIGN/SWAMYNATHAN.S.M/ECE/SNSCT



•When data arrives to transparent latch



ASSESSMENT

- Compare latch & Register parameters 1.
- Define Clock Skew & Jitter 2.
- Differentiate positive skew & negative skew 3.
- How to counter clock skew? 4.







SUMMARY & THANK YOU

23/06/2020



