## PART A

## 1. Write the design procedure of combinational circuits.

The procedure involves the following steps,
i. The problem is stated
ii. The number of available input variables and required output variables is determined.
iii. The input and output variables are assigned letter symbols.
iv. The truth table that defines the required relationships between inputs and outputs is derived.
v. The simplified Boolean function for each output is obtained.
vi. The logic diagram is drawn.
2. Compare serial adder and parallel adder.

| S.No | Parallel adder | Serial adder |
| ---: | :--- | :--- |
| 1 | The Parallel adder uses <br> registers with parallel load. | Serial adder uses shift <br> registers. |
| $\mathbf{2}$ | The number of full-adder <br> circuits in the parallel adder is <br> equal to the number of bits. | Serial adder requires only full- <br> adder circuits and a carry flip- <br> flop. |
| $\mathbf{3}$ | Parallel adder is combinational <br> circuit. | Serial adder is a sequential <br> circuit. |
| $\mathbf{4}$ | Parallel adder is faster than <br> serial adder. | Serial adder is slower than <br> parallel adder. |

## 3. Define Half adder \& Full adder.

- The logic circuit that performs the addition of two bits is a half adder.
- The logic circuit that performs the addition of three bits is a full adder.

4. Give the logic expressions for sum and carry in Full adder circuit.
$\mathrm{S}=\mathrm{x} \oplus \mathrm{y} \oplus \mathrm{z}$
$C=x y+y z+z x$
5. What is priority encoder?

It is an encoder circuit that includes the priority function. The function of the priority encoder is such that if two or more inputs are equal to 1 ,the input having the highest priority will take precedence.
6. Give the logic expressions for sum and carry in Full adder circuit.
$S=x y z$
$C=x y+y z+z x$
7. Give any four examples for combinational circuits.
i. Half adder, Full adder
ii. Magnitude Comparator
iii. Decoder and Encoder
8. Construct 4-bit parallel adder/subtractor using Full adder \& X-OR gates.

9. Convert a 2 to 4 line decoder with enable input to 1x 4 Demultiplexer.

10. Draw the logic circuit of 2-bit comparator.

11. Design a Half Subtractor using basic gates.

12. Draw the logic diagram of 4 line to 1 line multiplexer.


## 13. List out various application of multiplexer.

Multiplexers are used in data selection, data routing, operations sequencing, parallel to serial conversion, waveform generation and logic function generation.
14. Write the difference between DEMUX and DECODER.

| S.NO | DEMUX | DECODER |
| ---: | :--- | :--- |
| 1 | It is a digital circuit that receives <br> information on a single line and <br> transmits the information on one <br> of the several output lines. | A decoder is a combinational <br> circuit that converts n number <br> of input lines to a maximum of <br> $2^{n}$ number of output lines. |
|  | It consists of a one input line, ' $n '$ <br> selection lines and '2n' output <br> lines. |  |
| 2 | It contains ' $n$ ' selection lines. | Selection lines are not <br> present. |

15. Write the expression for borrow and difference in Full Subtractor circuit.

Borrow $\mathrm{B}=\bar{x} \mathrm{y}+\bar{x} \mathrm{z}+\mathrm{yz}$
Difference $\mathrm{D}=\mathrm{x} \oplus \mathrm{y} \oplus \mathrm{z}$

## 16. Write about the design procedure for combinational circuits (NOV/DEC 2013)

1.From the given specification determine the number of inputs and outputs and assign a symbol to each input and output.
2.Derive the truth table that defines the required relationship between inputs and outputs.
3. Obtain the Boolean function for each output as a function of the input variables using Karnaugh Map
4.Draw the logic diagram based on the Boolean function obtained in step 3.

## PART B

## 1. Explain about Carry look ahead adder

Most other arithmetic operations, e.g. multiplication and division are implemented using several add/subtract steps. Thus, improving the speed of addition will improve the speed of all other arithmetic operations.

Accordingly, reducing the carry propagation delay of adders is of great importance. Different logic design approaches have been employed to overcome the carry propagation problem.

One widely used approach employs the principle of carry look-ahead solves this problem by calculating the carry signals in advance, based on the input signals. This type of adder circuit is called as carry look-ahead adder (CLA adder). It is based on the fact that a carry signal will be generated in two cases:
(1) when both bits Ai and Bi are 1 , or
(2) when one of the two bits is 1 and the carry-in (carry of the previous stage) is 1 Carry look ahead adder is the most widely used technique for reducingthe propagation time in parallel adder. The solution for reducing carry propagation delay time is to employ faster gates with reduced delays.

## Full adder Circuit:




The output sum and carry can be defined as :

$$
\begin{aligned}
& \mathrm{Si}=\mathrm{Pi} \oplus \mathrm{Ci} \\
& \mathrm{C}_{\mathrm{i}+1}=\mathrm{Gi}+\mathrm{Pi} \mathrm{Ci} \\
& \mathrm{C}_{1}=\mathrm{G}_{0}+\mathrm{P}_{0} \mathrm{C}_{0} \\
& \mathrm{C}_{2}=\mathrm{G}_{1}+\mathrm{P}_{1} \mathrm{C}_{1}=\mathrm{G}_{1}+\mathrm{P}_{1}\left(\mathrm{G}_{0}+\mathrm{P}_{0} \mathrm{C}_{0}\right) \\
& \quad=\mathrm{G}_{1}+\mathrm{P}_{1} \mathrm{G}_{0}+\mathrm{P}_{1} \mathrm{P}_{0} \mathrm{C}_{0} \\
& \mathrm{C}_{3}=\mathrm{G}_{2}+\mathrm{P}_{2} \mathrm{C}_{2}=\mathrm{G}_{2}+\mathrm{P}_{2} \mathrm{G}_{1}+\mathrm{P}_{2} \mathrm{P}_{1} \mathrm{G}_{0}+\mathrm{P}_{2} \mathrm{P}_{1} \mathrm{P}_{0} \mathrm{C}_{0}
\end{aligned}
$$



## 2. Design a 4 bit Magnitude Comparator and draw the circuit.

Definition:
Magnitude comparator is a combinational circuit that compares TWO numbers, A and B , and then determines their relative magnitudes.
$\mathrm{A}>\mathrm{B}$
$\mathrm{A}=\mathrm{B}$
A $<$ B

## Logic Diagram



## Logic Expression

$$
\begin{aligned}
& (\mathrm{A}=\mathrm{B})=\mathrm{x}_{3} \mathrm{X}_{2} \mathrm{X}_{1} \mathrm{X}_{0} \\
& \quad(\mathrm{~A}>\mathrm{B})=\mathrm{A}_{3} \mathrm{~B}^{\prime}{ }_{3}+\mathrm{x}_{3} \mathrm{~A}_{2} \mathrm{~B}^{\prime}{ }_{2}+\mathrm{x}_{3} \mathrm{X}_{2} \mathrm{~A}_{1} \mathrm{~B}^{\prime}{ }_{1}+\mathrm{x}_{3} \mathrm{X}_{2} \mathrm{X}_{1} \mathrm{~A}_{0} \mathrm{~B}^{\prime}{ }_{0} \\
& \quad(\mathrm{~A}<\mathrm{B})=\mathrm{A}^{\prime}{ }_{3} \mathrm{~B}_{3}+\mathrm{x}_{3} \mathrm{~A}^{\prime}{ }_{2} \mathrm{~B}_{2}+\mathrm{x}_{3} \mathrm{X}_{2} \mathrm{~A}^{\prime}{ }_{1} \mathrm{~B}_{1}+\mathrm{x}_{3} \mathrm{X}_{2} \mathrm{X}_{1} \mathrm{~A}^{\prime}{ }_{0} \mathrm{~B}_{0}
\end{aligned}
$$

## Explanation

The comparison of two numbers is an operation that determines if one number is greater than, less than, or equal to the other number.
The circuit for comparing two $n$-bit numbers has $2^{n}$ entries in the truth table.

$$
\begin{aligned}
& \mathrm{A}=\mathrm{A}_{3} \mathrm{~A}_{2} \mathrm{~A}_{1} \mathrm{~A}_{0} \\
& \mathrm{~B}=\mathrm{B}_{3} \mathrm{~B}_{2} \mathrm{~B}_{1} \mathrm{~B}_{0} \\
& \mathrm{x}_{\mathrm{i}}=\mathrm{A}_{\mathrm{i}} \mathrm{~B}_{\mathrm{i}}+\mathrm{A}_{\mathrm{i}}^{\prime} \mathrm{B}_{\mathrm{i}}{ }^{\prime}
\end{aligned}
$$

## 3. Design a BCD Adder and explain its working with necessary circuit diagram.

## Definition

$>\mathrm{BCD}$ adder that adds two BCD digits and produces sum digit in BCD .
$>$ In BCD each number is defined by a binary code of 4 bits.

## Block Diagram



## Expression:

$$
\mathrm{C}=\mathrm{K}+\mathrm{Z}_{8} \mathrm{Z}_{4}+\mathrm{Z}_{8} \mathrm{Z}_{2}
$$

Truth Table:

| Binary Sum |  |  |  |  | BCD Sum |  |  |  |  | Decimal |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| K | $\mathrm{Z}_{8}$ | $\mathrm{Z}_{4}$ | $\mathrm{Z}_{2}$ | $\mathrm{Z}_{1}$ | C | $\mathrm{S}_{8}$ | $\mathrm{S}_{4}$ | $\mathrm{S}_{2}$ | $\mathrm{S}_{1}$ |  |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 1 |
| 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 2 |
| 0 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 1 | 3 |
| 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 4 |
| 0 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 1 | 1 | 5 |
| 0 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 6 |
| 0 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 1 | 1 | 7 |
| 0 | 1 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 8 |
| 0 | 1 | 0 | 0 | 1 | 0 | 1 | 1 | 0 | 1 | 9 |
| 0 | 1 | 0 | 1 | 0 | 1 | 1 | 0 | 0 | 0 | 10 |
| 0 | 1 | 0 | 1 | 1 | 1 | 1 | 0 | 0 | 1 | 11 |
| 0 | 1 | 1 | 0 | 0 | 1 | 1 | 0 | 1 | 0 | 12 |
| 0 | 1 | 1 | 0 | 1 | 1 | 1 | 0 | 1 | 1 | 13 |
| 0 | 1 | 1 | 1 | 0 | 1 | 1 | 0 | 1 | 0 | 14 |
| 0 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 1 | 1 | 15 |
| 1 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 16 |
| 1 | 0 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 1 | 17 |
| 1 | 0 | 0 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 18 |
| 1 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 0 | 1 | 19 |

## Explanation:

$>$ The adder will form the sum in binary and produce a result which may range from 0 to 19 .These binary numbers are listed in the truth table and are labeled by the symbols $\mathrm{K}, \mathrm{Z}_{8}, \mathrm{Z}_{4}, \mathrm{Z}_{2}$ and $\mathrm{Z}_{1}$. K is the carry .
$\Rightarrow \mathrm{Z}$ represent the weights $8,4,2$ and 1 that can be assigned to the 4 bits in the BCD adder.
$>$ The output sum of two decimal digits must be represented in BCD.

## 4. Explain about Binary Multiplier.

$>$ Multiplication of binary numbers is performed in the same way as with decimal numbers.
$>\quad$ The multiplicand is multiplied by each bit of the multiplier, starting from the least significant bit.The result of each such multiplication forms a partial product. Successive partial products are shifted one bit to the left.
$>$ The product is obtained by adding these shifted partial products.

## Example 1:

Consider an example of multiplication of two numbers,
say A and B (2 bits each), $\mathrm{C}=\mathrm{A} \times \mathrm{B}$.
The first partial product is formed by multiplying the B 1 B 0 by A 0 . The multiplication of two bits such as A 0 and B 0 produces a 1 if both bits are 1 ; otherwise it produces a 0 like an AND operation. So the partial products can be implemented with AND gates.

The second partial product is formed by multiplying the B 1 B 0 by A 1 and is shifted one position to the left.


The two partial products are added with two half adders (HA). Usually there are more bits in the partial products, and then it will be necessary to use FAs.


The least significant bit of the product does not have to go through an adder, since it is formed by the output of the first AND gate as shown in the Figure.

A binary multiplier with more bits can be constructed in a similar manner.

## Example 2:

Consider the example of multiplying two numbers, say
A (3-bit number) and B (4-bit number).
Each bit of A (the multiplier) is ANDed with each bit of B (the multipcand) as shown in the Figure.

$$
\begin{aligned}
& B_{3} \quad B_{2} \quad B_{1} \quad B_{0} \\
& \frac{\mathrm{XA} \mathrm{~A}_{2} \mathrm{~A}_{1} \mathrm{~A}_{0}}{\mathrm{~A}_{0} \mathrm{~B}_{3} \mathrm{~A}_{0} \mathrm{~B}_{2} \mathrm{~A}_{0} \mathrm{~B}_{1} \quad \mathrm{~A}_{0} \mathrm{~B}_{0}} \\
& A_{1} B_{3} \quad A_{1} B_{2} \quad A_{1} B_{1} \quad A_{1} B_{0}
\end{aligned}
$$

The binary output in each level of AND gates are added in parallel with the partial product of the previous level to form a new partial product. The last level produces the final product


Since $\mathrm{J}=3$ and $\mathrm{K}=4,12(\mathrm{~J} \times \mathrm{K})$ AND gates and two 4-bit ( $(\mathrm{J}-1)$ K-bit) adders are needed to produce a product of seven $(\mathrm{J}+\mathrm{K})$ bits. Its circuit is shown in the Figure.

Note that 0 is applied at the most significant bit of augend of first 4-bit adder because the least significant bit of the product does not have to go through an adder.

## 5. Design a 4 bit BCD to EXCESS 3 code converter. Draw the logic diagram.

## Truth Table:-

|  | BCD |  |  |  | Excess-3 |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | A | B | C | D | W | X | Y | Z |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 |
| 1 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 |
| 2 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 1 |
| 3 | 0 | 0 | 1 | 1 | 0 | 1 | 1 | 0 |
| 4 | 0 | 1 | 0 | 0 | 0 | 1 | 1 | 1 |
| 5 | 0 | 1 | 0 | 1 | 1 | 0 | 0 | 0 |
| 6 | 0 | 1 | 1 | 0 | 1 | 0 | 0 | 1 |
| 7 | 0 | 1 | 1 | 1 | 1 | 0 | 1 | 0 |
| 8 | 1 | 0 | 0 | 0 | 1 | 0 | 1 | 1 |
| 9 | 1 | 0 | 0 | 1 | 1 | 1 | 0 | 0 |
| 10 | 1 | 0 | 1 | 0 | X | X | X | X |
| 11 | 1 | 0 | 1 | 1 | X | X | X | X |
| 12 | 1 | 1 | 0 | 0 | X | X | X | X |
| 13 | 1 | 1 | 0 | 1 | X | X | X | X |
| 14 | 1 | 1 | 1 | 0 | X | X | X | X |
| 15 | 1 | 1 | 1 | 1 | X | X | X | X |

## K-map simplification:-



$$
\mathrm{W}=\mathrm{A}+\mathrm{BC}+\mathrm{BD}
$$

| CD |  |  | C |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| AB$00$ | 00 | 01 | 11 | 10 |  |
|  |  | 1 | 1 | 1 |  |
| 01 | 1 |  |  |  |  |
| 11 | X | X | X | X | J |
| 10 |  | 1 | X | X |  |
| X |  |  |  |  |  |

$\mathrm{X}=\mathrm{B}^{\prime} \mathrm{C}+\mathrm{BC}^{\prime} \mathrm{D}^{\prime}+\mathrm{BD}$

$\mathrm{Y}=\mathrm{CD}+\mathrm{C}^{\prime} \mathrm{D}^{\prime}$

$\mathrm{Z}=\mathrm{D}^{\prime}$

## Logic Diagram:-


6. Implement $F(\AA, B, C, D)=\Sigma_{\mathrm{m}}(\hat{\theta}, \mathbf{2}, 3,6,8,10,11,12,13,14)$ using $8 \times 1$ multiplexer. Implementation table:


## Logic Diagram:-



