

SNS COLLEGE OF ENGINEERING

(Autonomous) DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING



COMBINATIONAL LOGIC CIRCUITS







Logic circuits for digital systems may be combinational or sequential.

 A combinational circuit consists of input variables, logic gates, and output variables.



Fig. 4-1 Block Diagram of Combinational Circuit



Analysis procedure



- To obtain the output Boolean functions from a logic diagram, proceed as follows:
- Label all gate outputs that are a function of input variables with arbitrary symbols.
 Determine the Boolean functions for each gate output.
- 2. Label the gates that are a function of input variables and previously labeled gates with other arbitrary symbols. Find the Boolean functions for these gates.



Analysis procedure



 By repeated substitution of previously defined functions, obtain the output Boolean functions in terms of input variables.







 $F_2 = AB + AC + BC; T_1 = A + B + C;$ $T_2 = ABC; T_3 = F_2'T_1;$ $F_1 = T_3 + T_2$

 $F_1 = T_3 + T_2 = F_2'T_1 + ABC = A'BC' + A'B'C + AB'C' + ABC$





E.Divya., AP/ECE /19EC306-Digital Circuitss/ unit-2

5



Derive truth table from logic diagram



6

We can derive the truth table in Table 4-1 by using the circuit of Fig.4-2.

 Table 4-1

 Truth Table for the Logic Diagram of Fig. 4-2

A	В	с	F ₂	F '2	τ,	T2	T ₃	F ₁
0	0	0	0	1	0	0	0	0
0	0	1	0	1	1	0	1	1
0	1	0	0	1	1	0	1	1
0	1	1	1	0	1	0	0	0
1	0	0	0	1	1	0	1	1
1	0	1	1	0	1	0	0	0
1	1	0	1	0	1	0	0	0
1	1	1	1	0	1	1	0	1





Design procedure

 Table4-2 is a Code-Conversion example, first, we can list the relation of the BCD and Excess-3 codes in the truth table.

Table	Table f	or Code	Convers	ion Exam	ple		and the				
	Input	BCD	C. T. State	Out	Output Excess-3 Code						
A	B	с	D	w	x	y	z				
0	0	0	0	0	0	1	1				
0	0	0	1	0	1	0	0				
0	0	1	0	0	1	0	- 1				
0	0	1	1	0	1	1	0				
0	1	0	0	0	1	1	1				
0	1	0	1	1	0	0	0				
0	1	1	0	1	0	0	1				
0	1	1	1	1	0	1	0				
1	0	0	0	1	0	1	1				
1	0	0	1	1	I	0	0				





Karnaugh map

2. For each symbol of the Excess-3 code, we use I's to draw the map for simplifying Boolean function.



Fig. 4-3 Maps for BCD to Excess-3 Code Converter





9

Circuit implementation

z = D'; y = CD + C'D' = CD + (C + D)' x = B'C + B'D + BC'D' = B'(C + D) + B(C + D)'w = A + BC + BD = A + B(C + D)







Binary Adder-Subtractor

- A combinational circuit that performs the addition of two bits is called a half adder.
- The truth table for the half adder is listed below:

Table 4-3













Implementation of Half-Adder



Fig. 4-5 Implementation of Half-Adder





One that performs the addition of three bits(two significant bits and a previous carry) is a full adder.

Та	Ь	le	4	4
Fu	11	Ad	d	er

x	Y	z	С	5
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1







Simplified Expressions







С





Full adder implemented in SOP



Fig. 4-7 Implementation of Full Adder in Sum of Products





Another implementation

• Full-adder can also implemented with two half adders and one OR gate (Carry Look-Ahead adder).

$$S = z \bigoplus (x \bigoplus y)$$

= z'(xy' + x'y) + z(xy' + x'y)'
= xy'z' + x'yz' + xyz + x'y'z
$$C = z(xy' + x'y) + xy = xy'z + x'yz + xy$$



Fig. 4-8 Implementation of Full Adder with Two Half Adders and an OR Gate



Binary adder

 This is also called Ripple Carry Adder ,because of the construction with full adders are connected in cascade.





Fig. 4-9 4-Bit Adder

16 E.Divya., AP/ECE /19EC306-Digital Circuitss/ unit-2









- Fig.4-9 causes a unstable factor on carry bit, and produces a longest propagation delay.
- The signal from C_i to the output carry C_{i+1}, propagates through an AND and OR gates, so, for an n-bit RCA, there are 2n gate levels for the carry to propagate from input to output.





Carry Propagation



18

- Because the propagation delay will affect the output signals on different time, so the signals are given enough time to get the precise and stable outputs.
- The most widely used technique employs the principle of carry look-ahead to improve the speed of the algorithm.











 $P_i = A_i \oplus B_i$ steady state value

 $G_i = A_i B_i$ steady state value

Output sum and carry

$$\begin{split} S_{i} &= P_{i} \oplus C_{i} \\ C_{i+1} &= G_{i} + P_{i}C_{i} \\ G_{i} : carry \ generate \ P_{i} : carry \ propagate \\ C_{0} &= input \ carry \\ C_{1} &= G_{0} + P_{0}C_{0} \\ C_{2} &= G_{1} + P_{1}C_{1} = G_{1} + P_{1}G_{0} + P_{1}P_{0}C_{0} \\ C_{3} &= G_{2} + P_{2}C_{2} = G_{2} + P_{2}G_{1} + P_{2}P_{1}G_{0} + P_{2}P_{1}P_{0}C_{0} \end{split}$$

• C_3 does not have to wait for C_2 and C_1 to propagate.





• C_3 is propagated at the same time as C_2 and C_1 .







4-bit adder with carry lookahead

Delay time of n-bit CLAA = XOR + (AND + OR) + XOR



Fig. 4-12 4-Bit Adder with Carry Lookahead







Fig. 4-13 4-Bit Adder Subtractor





Overflow



- It is worth noting Fig.4-13 that binary numbers in the signed-complement system are added and subtracted by the same basic addition and subtraction rules as unsigned numbers.
- Overflow is a problem in digital computers because the number of bits that hold the number is finite and a result that contains n+1 bits cannot be accommodated.



Overflow on signed and unsigned



- When two unsigned numbers are added, an overflow is detected from the end carry out of the MSB position.
- When two signed numbers are added, the sign bit is treated as part of the number and the end carry does not indicate an overflow.
- An overflow cann't occur after an addition if one number is positive and the other is negative.
- An overflow may occur if the two numbers added are both positive or both negative.



Table 4-5



BCD adder can't exceed 9 on each input digit. K is the carry.

	Bi	nary Su	m		BCD Sum					Decimal
ĸ	Z ₈	Z4	Z2	Z1	С	S ₈	54	Sz	<i>S</i> ₁	
0	0	0	0	0	0	0	0	0	0	0
0	0	0	0	1	0	0	0	0	1	1
0	0	0	1	0	0	0	0	1	0	2
0	0	0	1	1	0	0	0	1	1	3
0	0	1	0	0	0	0	1	0	0	4
0	0	1	0	1	0	0	1	0	1	5
0	0	1	1	0	0	0	1	1	0	6
0	0	1	1	1	0	0	1	1	1	7
0	1	0	0	0	0	1	0	0	0	8
0	1	0	0	1	0	1	0	0	1	9
0	1	0	1	0	1	0	0	0	0	10
0	1	0	1	1	1	0	0	0	1	11
0	1	1	0	0	1	0	0	1	0	12
0	1	1	0	1	1	0	0	1	1	13
0	1	1	1	0	1	0	1	0	0	14
0	1	1	1	1	1	0	1	0	1	15
1	0	0	0	0	1	0	1	1	0	16
1	0	0	0	1	1	0	1	1	1	17
1	0	0	1	0	1	1	0	0	0	18
1	0	0	1	1	1	1	0	0	1	19

E.Divya., AP/ECE /19EC306-Digital Circuitss/ unit-2

25



Rules of BCD adder



- When the binary sum is greater than 1001, we obtain a non-valid BCD representation.
- The addition of binary 6(0110) to the binary sum converts it to the correct BCD representation and also produces an output carry as required.
- To distinguish them from binary 1000 and 1001, which also have a 1 in position Z₈, we specify further that either Z₄ or Z₂ must have a 1.

$$C = K + Z_8 Z_4 + Z_8 Z_2$$





Implementation of BCD adder

- A decimal parallel adder that adds n decimal digits needs n BCD adder stages.
- The output carry from one stage must
 be connected to the
 input carry of the
 next higher-order
 stage.







28

• Usually there are more bits in the partial products and it is necessary to use full adders to produce the sum of the partial products.









- For J multiplier bits and K multiplicand bits we need (J X K) AND gates and (J – I)
 K-bit adders to produce a product of J+K bits.
- K=4 and J=3, we need 12
 AND gates and two 4-bit adders.



Fig. 4-16 4-Bit by 3-Bit Binary Multiplier





Magnitude comparator

 The equality relation of each pair of bits can be expressed logically with an exclusive-NOR function as:

$$A = A_3 A_2 A_1 A_0$$
; $B = B_3 B_2 B_1 B_0$

 $x_i = A_i B_i + A_i B_i$, for i = 0, 1, 2, 3

$$(\mathsf{A} = \mathsf{B}) = \mathsf{x}_3 \mathsf{x}_2 \mathsf{x}_1 \mathsf{x}_0$$









- We inspect the relative magnitudes of pairs of MSB. If equal, we compare the next lower significant pair of digits until a pair of unequal digits is reached.
- If the corresponding digit of A is I and that of B is 0, we conclude that A>B.

```
(A > B) =
A_{3}B'_{3} + x_{3}A_{2}B'_{2} + x_{3}x_{2}A_{1}B'_{1} + x_{3}x_{2}x_{1}A_{0}B'_{0}
(A < B) =
A'_{3}B_{3} + x_{3}A'_{2}B_{2} + x_{3}x_{2}A'_{1}B_{1} + x_{3}x_{2}x_{1}A'_{0}B_{0}
```







Decoders



- The decoder is called n-to-m-line decoder, where m≤2ⁿ.
- the decoder is also used in conjunction with other code converters such as a BCD-toseven_segment decoder.
- 3-to-8 line decoder: For each possible input combination, there are seven outputs that are equal to 0 and only one that is equal to 1.

Implementation and truth table











Decoder with enable input

- Some decoders are constructed with NAND gates, it becomes more economical to generate the decoder minterms in their complemented form.
- As indicated by the truth table, only one output can be equal to 0 at any given time, all other outputs are equal to 1.



(a) Logic diagram

(b) Truth table

Fig. 4-19 2-to-4-Line Decoder with Enable Input



Demultiplexer



- A decoder with an enable input is referred to as a decoder/demultiplexer.
- The truth table of demultiplexer is the same with decoder.
 A B





Fig. 4-20 4 \times 16 Decoder Constructed with Two 3 \times 8 Decoders



Implementation of a Full Adder with a Decoder



From table 4-4, we obtain the functions for the combinational circuit in sum of minterms:



Fig. 4-21 Implementation of a Full Adder with a Decoder





- An encoder is the inverse operation of a decoder.
- We can derive the Boolean functions by table 4-7

 $z = D_1 + D_3 + D_5 + D_7$ $y = D_2 + D_3 + D_6 + D_7$ $x = D_4 + D_5 + D_6 + D_7$

 Table 4-7

 Truth Table of Octal-to-Binary Encoder

Inp	nputs							Out	puts	
D_0	D_1	D_2	D_3	D_4	D_5	D_6	D_7	x	У	z
1	0	0	0	0	0	0	0	0	0	0
0	1	0	0	0	0	0	0	0	0	1
0	0	1	0	0	0	0	0	0	1	0
0	0	0	1	0	0	0	0	0	1	1
0	0	0	0	1	0	0	0	1	0	0
0	0	0	0	0	1	0	0	1	0	1
0	0	0	0	0	0	1	0	1	1	0
0	0	0	0	0	0	0	1	1	1	1



Priority encoder



- If two inputs are active simultaneously, the output produces an undefined combination. We can establish an input priority to ensure that only one input is encoded.
- Another ambiguity in the octal-to-binary encoder is that an output with all 0's is generated when all the inputs are 0; the output is the same as when D₀ is equal to 1.

The discrepancy tables on Table 4-7 and Table 4-8 can resolve aforesaid condition by providing one more output to indicate that at least one input is equal to 1.



Priority encoder

V=0→no valid inputs V=1→valid inputs

X's in output columns represent don't-care conditions X's in the input columns are useful for representing a truth table in condensed form. Instead of listing all 16 minterms of four variables.



Table 4-8 Truth Table of a Priority Encoder

	Inp	uts	(Dutput	s	
Do	D1	D2	D ₃	x	у	V
0	0	0	0	X	X	0
1	0	0	0	0	0	1
X	1	0	0	0	1	1
X	X	1	0	1	0	1
X	X	X	1	1	1	1



4-input priority encoder



41









Fig. 4-24 2-to-1-Line Multiplexer

E.Divya., AP/ECE /19EC306-Digital Circuitss/ unit-2

Y



4-to-1 Line Multiplexer



Y

 I_0

 $I_1\\I_2$

 I_3





*s*₀

1

0

1

 s_1

0

0

1

1

(a) Logic diagram

Fig. 4-25 4-to-1-Line Multiplexer



Quadruple 2-to-1 Line Multiplexer



 Multiplexer circuits can be combined with common selection inputs to provide multiple-bit selection logic. Compare with Fig4-24.



Fig. 4-26 Quadruple 2-to-1-Line Multiplexer





A more efficient method for implementing a Boolean function variables with a multiplexer that has n-1 selection inputs.



Fig. 4-27 Implementing a Boolean Function with a Multiplexer



 $F(A, B, C, D) = \Sigma(1, 3, 4, 11, 12, 13, 14, 15)$



Fig. 4-28 Implementing a 4-Input Function with a Multiplexer





A multiplexer can be constructed with three-state gates.









THANK YOU